DATA SHEET

# GENERAL DESCRIPTION

The 8440011 is a Fibre Channel Clock Generator. The 8440011 uses an 18pF parallel resonant crystal over the range of 20.4MHz - 28.3MHz. For Fibre Channel applications, a 26.5625MHz crystal is used. The frequency select pin allows the device to generate either 106.25MHz or 212.5MHz from a 26.5625MHz crystal. To generate 187.5MHz for 12Gb Ethernet, a 23.4375MHz crystal is used. The 844001I uses IDT's 3rd generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Fibre Channel and Ethernet jitter requirements. The 844001I is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


# **F**EATURES

- · One Differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (20.4MHz - 28.3MHz)
- Output frequency range: 81.66MHz 226.66MHz
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.74ps (typical)
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- For functional replacement part use 8T49N242


#### COMMON CONFIGURATION TABLE - FIBRE CHANNEL, 12Gb ETHERNET

	Inputs					
Crystal Frequency (MHz)	FREQ_SEL	М	N	Multiplication Value M/N	Output Frequency (MHz)	
26.5625	1	24	6	4	106.25	
26.5625	0	24	3	8	212.5	
23.4375	0	24	3	8	187.5	

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



#### 844001I

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>DDA</sub>	Power		Analog supply pin.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pullup	Frequency select pin.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	V <sub>DD</sub>	Power		Core supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V 4.6V

Inputs, V -0.5V to  $V_{DD} + 0.5 V$ 

Outputs, I<sub>o</sub> (LVDS) Continuous Current 10mA 15mA Surge Current

Package Thermal Impedance,  $\theta_{la}$ 101.7°C/W (0 mps)

Storage Temperature, T<sub>sto</sub> -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.12	3.3	V <sub>DD</sub>	V
I <sub>DD</sub>	Power Supply Current				115	mA
DDA	Analog Supply Current				12	mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.12	2.5	V	V
l <sub>DD</sub>	Power Supply Current				110	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\/	Input High Voltage		$V_{_{DD}} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V	Imput riigh voltage		$V_{_{DD}} = 2.5V$	1.7		V <sub>DD</sub> + 0.3	V
\/	Input Low Voltage		$V_{_{DD}} = 3.3V$	-0.3		0.8	V
V	Input Low Voltage		V <sub>DD</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	FREQ_SEL	$V_{DD} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$			5	μA
I <sub>IL</sub>	Input Low Current	FREQ_SEL	$V_{DD} = 3.465 \text{V or } 2.625 \text{V}, V_{N} = 0 \text{V}$	-150			μA

Table 3D. LVDS DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		350	415	480	mV
$\Delta V_{_{\mathrm{OD}}}$	V <sub>op</sub> Magnitude Change				50	mV
Vos	Offset Voltage		1.225	1.325	1.425	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.



Table 3E. LVDS DC Characteristics,  $V_{_{DD}} = V_{_{DDA}} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		300	390	480	mV
$\Delta V_{_{ m OD}}$	V <sub>op</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.0	1.2	1.325	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamental		
Frequency		20.4		28.3	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: It is not recommended to overdrive the crystal input with an external clock.

Table 5A. AC Characteristics,  $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		81.66		226.66	MHz
		106.25MHz @ Integration Range: 637kHz - 10MHz		0.74		ps
tjit(Ø)	RMS Phase Jitter ( Random); NOTE 1	187.5MHz @ Integration Range: 637kHz - 10MHz		0.48		ps
		212.5MHz @ Integration Range: 637kHz - 10MHz		0.70		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	175		500	ps
odc	Output Duty Cyclo	FREQ_SEL = 1	48		52	%
louc	Output Duty Cycle	FREQ_SEL = 0	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 5B. AC Characteristics,  $V_{_{DD}} = V_{_{DDA}} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		81.66		226.66	MHz
		106.25MHz @ Integration Range: 637kHz - 10MHz		0.97		ps
tjit(Ø)	RMS Phase Jitter ( Random); NOTE 1	187.5MHz @ Integration Range: 637kHz - 10MHz		0.58		ps
		212.5MHz @ Integration Range: 637kHz - 10MHz		0.95		ps
t <sub>r</sub> / t <sub>r</sub>	Output Rise/Fall Time	20% to 80%	175		500	ps
odc	Output Duty Cycle	FREQ_SEL = 1	48		52	%
Jouc	Output Duty Cycle	FREQ_SEL = 0	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.





OFFSET FREQUENCY (Hz)


# Typical Phase Noise at 212.5MHz @3.3V




**OFFSET FREQUENCY (Hz)** 




# PARAMETER MEASUREMENT INFORMATION






# LVDS 3.3V OUTPUT LOAD TEST CIRCUIT


LVDS 2.5V OUTPUT LOAD TEST CIRCUIT






### RMS PHASE JITTER


OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





# OUTPUT RISE/FALL TIME

**OFFSET VOLTAGE SETUP** 





# **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 844001l provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\scriptscriptstyle DD}$  and  $V_{\scriptscriptstyle DDA}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\scriptscriptstyle DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

### **CRYSTAL INPUT INTERFACE**

The 844001l has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. CRYSTAL INPUT INTERFACE



# 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



# **POWER CONSIDERATIONS**

This section provides information on power dissipation and junction temperature for the 844001I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 844001I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{pp} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

• Power (core)<sub>MAX</sub> = 
$$V_{DD,MAX}$$
 \* ( $I_{DD,MAX}$  +  $I_{DDA,MAX}$ ) = 3.465V \* (115mA + 12mA) = **440mW**

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{JA}}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is  $90.5^{\circ}$ C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}$ C + 0.440W \*90.5°C/W = 124.8°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 8-Pin TSSOP, Forced Convection

# $\theta_{\mbox{\tiny JA}}$ by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 101.7°C/W
 90.5°C/W
 89.8°C/W



# **RELIABILITY INFORMATION**

Table 7.  $\theta_{_{JA}}$  vs. Air Flow Table for 8 Lead TSSOP

 $\theta_{JA}$  by Velocity (Meters per Second)

0

1

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

101.7°C/W

90.5°C/W

89.8°C/W

NOTE: An airflow of 1 meter per second is strongly recommended.

### **TRANSISTOR COUNT**

The transistor count for 844001I is: 2533



# PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

CYMPOL	Millin	neters
SYMBOL	Minimum	Maximum
N	1	3
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



# TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844001AGILF	01AIL	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS844001AGILFT	01AIL	8 lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
А	T4 T9	1 4 8 12	Deleted HiPerClockS references. Crystal Characteristics Table - added note. Deleted application note, LVCMOS to XTAL Interface. Deleted quantity from tape and reel.	11/5/12		
А	Т9	12	Ordering Information - removed leaded devices. Updated data sheet format.			
А			Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01			



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

# **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/