# Memory FRAM

# 256 K (32 K imes 8) Bit SPI

# **MB85RS256A**

### DESCRIPTION

MB85RS256A is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS256A adopts the Serial Peripheral Interface (SPI).


The MB85RS256A is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS256A can be used for 10<sup>10</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM. MB85RS256A does not take long time to write data unlike Flash memories nor E<sup>2</sup>PROM, and MB85RS256A takes no wait time.

# ■ FEATURES

2,768 words $\times$ 8 bits
PI (Serial Peripheral Interface)
prrespondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
5 MHz (Max)
Billion Read/Writes
years (+55 °C)
) V to 3.6 V
perating power supply current 5 mA (Typ@25 MHz)
andby current 9 μA (Typ)
) °C to +85 °C
pin plastic SOP (FPT-8P-M02)
HS compliant



## ■ PIN ASSIGNMENT




# ■ PIN FUNCTIONAL DESCRIPTIONS

Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status as long as device is not write status internally, and SO becomes High- Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code.
3	WP	Write Protect pin This is a pin to control writing to a status register. When $\overline{WP}$ is "L" level, writing to a status register is not operated.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. While the hold operation, $\overline{CS}$ has to be retained "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	GND	Ground pin


# **MB85RS256A**

#### ■ BLOCK DIAGRAM






# SPI MODE



MB85RS256A corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).

## ■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS256A works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



#### ■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible, and "000" is written before shipment. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines block size for
2	BP0	writing protect with the WRITE command (refer to " BLOCK PRO- TECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. The time when power is up. The time when the WRDI command is input. The time when the WRSR command is input. The time when the WRSR command is input. The time when the WRITE command is input.
0	0	This is a bit fixed to "0".

# ■ OP-CODE


MB85RS256A accepts 6 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{CS}$  is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в

#### ■ COMMAND


#### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




#### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.




#### • RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. Continuously reading status register is enabled by keep on sending SCK before rising  $\overline{CS}$  with the RDSR command.




#### • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence.



#### • READ

The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The most significant address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the READ command is completed, but keep on reading with automatic address increment is enabled by continuously sending clock for 8 cycles each to SCK before  $\overline{CS}$  is risen. When it reaches the most significant address, it rolls over to come back to the starting address, and reading cycle keeps on infinitely.



#### • WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The most significant address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen  $\overline{CS}$  will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before  $\overline{CS}$  is risen, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over, comes back to the starting address, and writing cycle can be continued infinitely.

$\overline{cs}$	
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 18 19 20 21 22 23 24 25 26 27 28 29 30 31
SC	
SI	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	MSB LIER Z LSB MSB LSB
SO	High-Z
00	

### BLOCK PROTECT

Writing protect block is configured by the WRITE command with BP1, BP0 value of the status register.

BP1	BP0	Protected Block
0	0	None
0	1	6000н to 7FFFн (upper 1/4)
1	0	4000н to 7FFFн (upper 1/2)
1	1	0000н to 7FFFн (all)


# WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN,  $\overline{WP}$  as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

### ■ HOLD OPERATION

Hold status is retained without aborting a command if  $\overline{\text{HOLD}}$  is "L" level while  $\overline{\text{CS}}$  is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a  $\overline{\text{HOLD}}$  pin input is transited as shown in the diagram below. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If  $\overline{\text{CS}}$  is risen with hold status, a command is aborted and device is reset.



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
Farameter	Symbol	Min	Max	Unit
Power supply voltage*	VDD	- 0.5	+ 4.0	V
Input voltage*	VIN	- 0.5	V <sub>DD</sub> + 0.5	V
Output voltage*	Vout	- 0.5	V <sub>DD</sub> + 0.5	V
Operating temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 40	+ 125	°C

\*:These parameters are based on the condition that  $V_{\text{SS}}$  is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
Falailletei	Symbol	Min	Тур	Max	Unit
Power supply voltage*	Vdd	3.0	3.3	3.6	V
Input high voltage*	Vін	$V_{\text{DD}}  imes 0.8$	—	V <sub>DD</sub> + 0.5	V
Input low voltage*	VIL	- 0.5		+ 0.6	V
Operating temperature	TA	- 40		+ 85	°C

\*:These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# ■ ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics

#### (within recommended operating conditions)

				Value		,
Parameter	Symbol	Symbol Condition –		Тур	Max	Unit
Input leakage current	111	$V_{IN} = 0 V \text{ to } V_{DD}$			10	μA
Output leakage current	ILO	$V_{OUT} = 0 V \text{ to } V_{DD}$	_	_	10	μΑ
Operating power supply current	ldd	SCK = 25 MHz		5	10	mA
Standby current	lsв	All inputs $V_{SS}$ or SCK = SI = $\overline{CS}$ = $V_{DD}$		9	50	μΑ
Output high voltage	Vон	Iон = −2 mA	$V_{\text{DD}} \times 0.8$	_	_	V
Output low voltage	Vol	IoL = 2 mA			0.4	V



#### 2. AC Characteristics


		(within recomr	nended operatin	g conditions
Parameter	Symbol	Va	Unit	
Falameter	Symbol	Min	Max	
SCK clock frequency	fcк	0	25	MHz
Clock high time	tсн	20		ns
Clock low time	tc∟	20		ns
Chip select set up time	tcsu	10	—	ns
Chip select hold time	tсsн	10		ns
Output disable time	top		20	ns
Output data valid time	todv		18	ns
Output hold time	tон	0		ns
Deselect time	to	60	—	ns
Data in rise time	tR		50	ns
Data fall time	t⊧		50	ns
Data set up time	tsu	5	—	ns
Data hold time	tн	5		ns
HOLD set up time	tнs	10		ns
HOLD hold time	tнн	10	_	ns
HOLD output floating time	tнz	—	20	ns
HOLD output active time	tız	—	20	ns

#### **AC Test Condition**

Power supply voltage	: 3.0 V to 3.6 V
Operation temperature	: - 40 °C to + 85 °C
Input voltage magnitude	: 0.3 V to 2.7 V
Input rising time	: 5 ns
Input falling time	: 5 ns
Input judge level	: Vdd/2
Output judge level	: V <sub>DD</sub> /2

# **MB85RS256A**


#### AC Load Equivalent Circuit



#### 3. Pin Capacitance

Parameter	Symbol	Condition	Value		Unit
Falameter		Condition	Min	Max	Onit
Output capacitance	Co	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$		10	pF
Input capacitance	Cı	f = 1 MHz, T <sub>A</sub> = +25 °C		10	pF


FUJITSU




# **MB85RS256A**

# ■ TIMING DIAGRAM


#### Serial Data Timing



#### • Hold Timing



#### ■ POWER ON/OFF SEQUENCE



Parameter	Symbol	Value		Unit
Farameter		Min	Max	Unit
CS level hold time at power OFF	tpd	200		ns
CS level hold time at power ON	tpu	85		ns
Power supply rising time	tr	0.05	200	ms

# ■ NOTES ON USE


Data written before performing IR reflow is not guaranteed after IR reflow.


# ■ ORDERING INFORMATION

Part number	Package	Remarks
MB85RS256APNF-G-JNE1	8-pin plastic SOP (FPT-8P-M02)	
MB85RS256APNF-G-JNERE1	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape



## PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

ĬITSU

# ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
1	<ul><li>FEATURES</li><li>Package</li></ul>	Added "RoHS compliant".
8	■ COMMAND • WRSR	Added " $\overline{WP}$ signal level shall be fixed before performing WRSR command, and do not change the $\overline{WP}$ signal level until the end of command sequence".
14	<ul> <li>ELECTRICAL CHACTERISTIC</li> <li>Pin Capacitance</li> </ul>	Added the row of "Condition" to the table. Condition; $V_{DD} = V_{IN} = V_{OUT} = 0 V$ , f = 1 MHz, T <sub>A</sub> = +25 °C
17	■ ORDERING INFORMATION	Changed the part numbers from TBD. MB85RS256APNF-G-JNE1 MB85RS256APNF-G-JNERE1



# **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/* 

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department