
## SQJ262EP

www.vishay.com

**Vishay Siliconix** 

# Automotive Dual N-Channel 60 V (D-S) 175 °C MOSFETs




PRODUCT SUMM	ARY	
	N-CHANNEL 1	N-CHANNEL 2
V <sub>DS</sub> (V)	60	60
$R_{DS(on)}\left(\Omega\right)$ at $V_{GS}$ = 10 V	0.0355	0.0155
$R_{DS(on)}\left(\Omega\right)$ at $V_{GS}$ = 4.5 V	0.0480	0.0200
I <sub>D</sub> (A)	15	40
Configuration	Du	ual
Package	PowerPAK SO	-8L asymmetric


#### FEATURESS

- TrenchFET<sup>®</sup> power MOSFET
- AEC-Q101 qualified
- 100 % R<sub>q</sub> and UIS tested
- Optimized for synchronous buck applications
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>



RoHS COMPLIANT HALOGEN FREE





D,

ABSOLUTE MAXIMUM RATINGS ( $T_{C}$ =	= 25 °C, unless	s otherwise n	ioted)		
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT
Drain-source voltage		V <sub>DS</sub>	60	60	V
Gate-source voltage		V <sub>GS</sub>	± 20		v
Continuous drain current	T <sub>C</sub> = 25 °C	I	15 <sup>a</sup>	40	
	T <sub>C</sub> = 125 °C	ID	11	23	
Continuous source current (diode conduction)		I <sub>S</sub>	15 <sup>a</sup>	44	А
Pulsed drain current <sup>b</sup>		I <sub>DM</sub>	30	70	
Single pulse avalanche current	L = 0.1 mH	I <sub>AS</sub>	12	20	
Single pulse avalanche energy	L = 0.1 mm	E <sub>AS</sub>	7.2	20	mJ
Maximum power dissipation <sup>b</sup>	T <sub>C</sub> = 25 °C	D_	27	48	W
	T <sub>C</sub> = 125 °C	PD	9	16	vv
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stg</sub>	-55 tc	) +175	°C
Soldering recommendations (peak temperature) d, e			20	60	U

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT
Junction-to-ambient	PCB mount <sup>c</sup>	R <sub>thJA</sub>	85	85	°C/W
Junction-to-case (drain)		R <sub>thJC</sub>	5.5	3.1	0/10

#### Notes

a. Package limited

b. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %

c. When mounted on 1" square PCB (FR4 material)

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

 S17-0665-Rev. A, 15-May-17
 Document Number: 75504

 For technical questions, contact: <a href="mailto:automostechsupport@vishay.com">automostechsupport@vishay.com</a>

 THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

www.vishay.com

**VISHAY** 

SQJ262EP Vishay Siliconix

<b>SPECIFICATIONS</b> ( $T_C = 25$	°C, unless	otherwise no	ted)						
PARAMETER	SYMBOL	TEST CONDITIONS			MIN.	TYP.	MAX.	UNIT	
Static									
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> =	$V_{GS} = 0 V, I_D = 250 \mu A$		60	-	-		
Drain-source breakdown voltage	<b>v</b> Ds	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 250 μA	N-Ch 2	60	-	-	v	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$		N-Ch 1	1.5	2.0	2.0 2.5	v	
Gate-source threshold voltage	VGS(th)	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	N-Ch 2	1.5	2.0	2.5		
Gate-source leakage	lass	V	$V_{DS} = 0 V, V_{GS} = \pm 20 V$		-	-	± 100	nA	
Gale-Source leakage	I <sub>GSS</sub>	v <sub>DS</sub> –	0 V, V <sub>GS</sub> = ± 20 V	N-Ch 2	-	-	± 100		
		$V_{GS} = 0 V$	$V_{DS} = 60 V$	N-Ch 1	-	-	1		
		$V_{GS} = 0 V$	V <sub>DS</sub> = 60 V	N-Ch 2	-	-	1		
Zero gate voltage drain current		$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$	N-Ch 1	-	-	50	μA	
Zero gate voltage drain current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$	N-Ch 2	-	-	50	μΑ	
		$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 175 ^{\circ}\text{C}$	N-Ch 1	-	-	250		
		$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 175 ^{\circ}\text{C}$	N-Ch 2	-	-	250		
On-state drain current <sup>a</sup>	1	$V_{GS} = 10 V$	$V_{DS} \ge 5 V$	N-Ch 1	10	-	-	Α	
On-state drain current "	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	N-Ch 2	20	-	-	A	
		$V_{GS} = 10 V$	I <sub>D</sub> = 2 A	N-Ch 1	-	0.0295	0.0355		
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 5 A	N-Ch 2	-	0.0126	0.0155	ĺ	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2 A, T <sub>J</sub> = 125 °C	N-Ch 1	-	-	0.0563	Ω	
Drain acuras en state registence à		$V_{GS} = 10 V$	I <sub>D</sub> = 5 A, T <sub>J</sub> = 125 °C	N-Ch 2	-	-	0.0253		
Drain-source on-state resistance <sup>a</sup>		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2 A, T <sub>J</sub> = 175 °C	N-Ch 1	-	-	0.0700		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 5 A, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	0.0311		
		$V_{GS} = 4.5 V$	I <sub>D</sub> = 1 A	N-Ch 1	-	0.0400	0.0480		
		$V_{GS} = 4.5 V$	I <sub>D</sub> = 3 A	N-Ch 2	-	0.0165	0.0200		
Dynamic <sup>b</sup>		•	•				•		
	0	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	410	550		
Input capacitance	C <sub>iss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	967	1260		
		$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	212	280		
Output capacitance	C <sub>oss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	436	570	pF	
	0	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	15	20	1	
Reverse transfer capacitance	C <sub>rss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	18	25	1	
<b>T</b> · · · · · · · ·		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 1 A	N-Ch 1	-	6.5	10		
Total gate charge <sup>c</sup>	Qg	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 2 A	N-Ch 2	-	14.5	23	1	
	<u> </u>	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 1 A	N-Ch 1	-	1.4	-	nC	
Gate-source charge <sup>c</sup>	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 2 A	N-Ch 2	-	2.7	-	1	
		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 1 A	N-Ch 1	-	0.9	-	1	
Gate-drain charge <sup>c</sup>	Q <sub>gd</sub>	V <sub>GS</sub> = 10 V	$V_{DS} = 30 \text{ V}, \text{ I}_{D} = 2 \text{ A}$	N-Ch 2	-	2.1	-	1	
				N-Ch 1	0.7	1.47	2.2		
ate resistance $B_{\alpha}$ $f = 1 MHz$ $\vdash$		t = 1 MHz	N-Ch 2	0.3	0.62	0.95	Ω		



www.vishay.com

SQJ262EP

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Dynamic <sup>b</sup>	OTWIDOL			WIIIN.	116.			
-	+	$\label{eq:VDD} \begin{array}{l} V_{DD}=30~V,~R_L=30~\Omega,\\ I_D\cong 1~A,~V_{GEN}=10~V,~R_g=1~\Omega \end{array}$	N-Ch 1	-	9	15		
Turn-on delay time <sup>c</sup>	t <sub>d(on)</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = 30 \text{ V}, \text{ R}_L = 15 \ \Omega, \\ \text{I}_D \cong 2 \text{ A}, \text{ V}_{\text{GEN}} = 10 \text{ V}, \text{ R}_g = 1 \ \Omega \end{array}$	N-Ch 2	-	13	20		
Rise time <sup>c</sup>	t <sub>r</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = 30 \ V, \ R_L = 30 \ \Omega, \\ I_D \cong 1 \ A, \ V_{GEN} = 10 \ V, \ R_g = 1 \ \Omega \end{array}$	N-Ch 1	-	3	5		
	۲	$\begin{array}{l} V_{DD}=30\;V,R_{L}=15\;\Omega,\\ I_{D}\cong2\;A,V_{GEN}=10\;V,R_{g}=1\;\Omega \end{array}$	N-Ch 2	-	3	5	ns	
Turn-off delay time <sup>c</sup>	t v ro	$\label{eq:VDD} \begin{array}{l} V_{DD} = 30 \ V, \ R_L = 30 \ \Omega, \\ I_D \cong 1 \ A, \ V_{GEN} = 10 \ V, \ R_g = 1 \ \Omega \end{array}$	N-Ch 1	-	15	25	115	
rum-on delay time -	t <sub>d(off)</sub>	$V_{DD}$ = 30 V, $R_L$ = 15 $\Omega,$ $I_D$ $\cong$ 2 A, $V_{GEN}$ = 10 V, $R_g$ = 1 $\Omega$	N-Ch 2	-	23	35		
		$\label{eq:VDD} \begin{array}{l} V_{DD} = 30 \ V, \ R_L = 30 \ \Omega, \\ I_D \cong 1 \ A, \ V_{GEN} = 10 \ V, \ R_g = 1 \ \Omega \end{array}$	N-Ch 1	-	10	15		
Fall time <sup>c</sup>	t <sub>f</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = 30 \text{ V}, \text{ R}_L = 15 \ \Omega, \\ \text{I}_D \cong 2 \text{ A}, \text{ V}_{\text{GEN}} = 10 \text{ V}, \text{ R}_g = 1 \ \Omega \end{array}$	N-Ch 2	-	10	15		
Source-Drain Diode Ratings and Cl	naracteristics	b b						
Pulsed current <sup>a</sup>	lou		N-Ch 1	-	-	30	А	
	I <sub>SM</sub>		N-Ch 2	-	-	70	A	
Forward voltage	V <sub>SD</sub>	$I_{F} = 2 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch 1	-	0.81	1.2	v	
Torward Voltage	VSD	$I_{F} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch 2	-	0.80	1.2	v	
Body diode reverse recovery time	t <sub>rr</sub>	I <sub>F</sub> = 2 A, di/dt = 100 A/µs	N-Ch 1	-	24	50	ns	
body diode reverse recovery time	۲r	I <sub>F</sub> = 3 A, di/dt = 100 A/µs	N-Ch 2	-	36	75	115	
Body diode reverse recovery charge	Q <sub>rr</sub>	I <sub>F</sub> = 2 A, di/dt = 100 A/µs	N-Ch 1	-	17	35	nC	
body diode reverse recovery charge	Qrr	I <sub>F</sub> = 3 A, di/dt = 100 A/µs	N-Ch 2	-	30	60		
Reverse recovery fall time	+	I <sub>F</sub> = 2 A, di/dt = 100 A/μs	N-Ch 1	-	12	-		
neverse recovery fair time	t <sub>a</sub>	I <sub>F</sub> = 3 A, di/dt = 100 A/μs	N-Ch 2	-	19	-		
Poverse recevery rise time	t <sub>b</sub> -	I <sub>F</sub> = 2 A, di/dt = 100 A/μs	N-Ch 1	-	12	-	ns	
Reverse recovery rise time		I <sub>F</sub> = 3 A, di/dt = 100 A/μs	N-Ch 2	-	17	-		
Body diode peak reverse recovery	I <sub>RM(REC)</sub>	$I_F = 2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	N-Ch 1	-	-1.3	-	٨	
current		I <sub>F</sub> = 3 A, di/dt = 100 A/μs	-	-1.6	-	A		

Notes

a. Pulse test; pulse width  $\leq 300~\mu\text{s},~\text{duty~cycle} \leq 2~\%$ 

b. Guaranteed by design, not subject to production testing


c. Independent of operating temperature

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3




### **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Output Characteristics** 




**Transfer Characteristics** 




**On-Resistance vs. Drain Current** 



Capacitance



Gate Charge




Source Drain Diode Forward Voltage

S17-0665-Rev. A, 15-May-17


4 estions contact: automostechsuppor Document Number: 75504




## **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Threshold Voltage** 




**On-Resistance vs. Junction Temperature** 



**On-Resistance vs. Gate-to-Source Voltage** 



Drain Source Breakdown vs. Junction Temperature




Safe Operating Area


5



#### **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

#### Note


- The characteristics shown in the graph:
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
  - is given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions




#### **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Output Characteristics** 




**Transfer Characteristics** 




**On-Resistance vs. Drain Current** 



Capacitance



Gate Charge




Source Drain Diode Forward Voltage

S17-0665-Rev. A, 15-May-17


7 al questions, contact: automostechsupport@vis Document Number: 75504




## **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Threshold Voltage** 




**On-Resistance vs. Junction Temperature** 



**On-Resistance vs. Gate-to-Source Voltage** 



Drain Source Breakdown vs. Junction Temperature




Safe Operating Area

S17-0665-Rev. A, 15-May-17


8



#### **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

#### Note


- The characteristics shown in the graph:
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
  - is given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?75504">www.vishay.com/ppg?75504</a>.

S17-0665-Rev. A, 15-May-17	9	Document Number: 75504
Fc	or technical questions, contact: <u>automostechsupport@vishay.cor</u>	<u>n</u>
	TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED T TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com	



# PowerPAK<sup>®</sup> SO-8L Assymetric Case Outline



DIM.		MILLIMETERS		INCHES			
DINI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	0.06	0.13	0.000	0.003	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3	0.04	0.12	0.20	0.002	0.005	0.008	
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.63	3.73	3.83	0.143	0.147	0.151	
D3	0.81	0.91	1.01	0.032	0.036	0.040	
D4	1.98	2.08	2.18	0.078	0.082	0.086	
D5	1.47	1.57	1.67	0.058	0.062	0.066	
е	1.20	1.27	1.34	0.047	0.050	0.053	
E	6.05	6.15	6.25	0.238	0.242	0.246	
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	2.75	2.85	2.95	0.108	0.112	0.116	
E3	1.89	1.99	2.09	0.074	0.078	0.082	
F	0.05	0.12	0.19	0.002	0.005	0.007	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
К	0.41	0.51	0.61	0.016	0.020	0.024	
K1	0.64	0.74	0.84	0.025	0.029	0.033	
K2	0.54	0.64	0.74	0.021	0.025	0.029	
W	0.13	0.23	0.33	0.005	0.009	0.013	
W1	0.31	0.41	0.51	0.012	0.016	0.020	
W2	2.72	2.82	2.92	0.107	0.111	0.115	
W3	2.86	2.96	3.06	0.113	0.117	0.120	
W4	0.41	0.51	0.61	0.016	0.020	0.024	
θ	5°	10°	12°	5°	10°	12°	

DWG: 6009

Note


• Millimeters will govern

C14-0057-Rev. D, 07-Apr-14

1



#### RECOMMENDED MINIMUM PADs FOR PowerPAK® SO-8L DUAL ASYMMETRIC



Recommended Minimum Pads Dimensions in mm [inches]



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.