

## Low-power, dual operational amplifier




DFN8 2 x 2 wettable flanks



TSSOP8

## Features

- AEC-Q100 qualified 
- Frequency compensation implemented internally
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1.1 MHz (temperature compensated)
- Very low supply current/amplifier, essentially independent of supply voltage
- Low input bias current: 20 nA (temperature compensated)
- Low input offset current: 2 nA
- Input common-mode voltage range includes negative rail
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V to  $[(V_{CC+}) - 1.5 \text{ V}]$

## Description

This circuit consists of two independent, high gain operational amplifiers (op amps) that have frequency compensation implemented internally. They are designed specifically for automotive and industrial control systems. The circuit operates from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which can now be more easily implemented in single power supply systems. For example, these circuits can be directly supplied from the standard 5 V which is used in logic systems and easily provides the required interface electronics without requiring any additional power supply.

In the linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from a single power supply.

## Maturity status link

[LM2904H](#)
[LM2904AH](#)


## Related products

[LM2904WH](#)

For enhanced ESD performances

# 1 Schematic diagram

Figure 1. Schematic diagram (1/2 LM2904H/AH)



## 2 Package pin connections

Figure 2. TSSOP8 package pin connections (top view)





Figure 3. DFN8 2x2 package pin connections (top view)



(1) The exposed pad of the DFN8 2x2 can be connected to (VCC-) or left floating.

### 3 Absolute maximum ratings and operating conditions

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	±16 or 32	V
$V_{id}$	Differential input voltage <sup>(2)</sup>	±32	
$V_{in}$	Input voltage	-0.3 to 32	
	Output short-circuit duration <sup>(3)</sup>	Infinite	s
$I_{in}$	Input current: $V_{in}$ driven negative <sup>(4)</sup>	5 mA in DC or 50 mA in AC (duty cycle = 10 %, T = 1 s)	mA
	Input current: $V_{in}$ driven positive above AMR value <sup>(5)</sup>	0.4	
$T_{stg}$	Storage temperature range	-65 to 150	°C
$T_j$	Maximum junction temperature	160	
$R_{thja}$	Thermal resistance junction to ambient <sup>(6)</sup>		°C/W
	TSSOP8	120	
DFN8 2x2 wettable flank	57		
$R_{thjc}$	Thermal resistance junction to case <sup>(6)</sup>		
	TSSOP8	37	
DFN8 2x2 wettable flank	26		
ESD	HBM: human body model <sup>(7)</sup>	300	V
	MM: machine model <sup>(8)</sup>	200	
	CDM: charged device model <sup>(9)</sup>	1.5	kV

- All voltage values, except differential voltage are with respect to network ground terminal.
- Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
- Short-circuits from the output to  $V_{CC}$  can cause excessive heating if  $(V_{CC+}) > 15$  V. The maximum output current is approximately 40 mA, independent of the magnitude of  $V_{CC}$ . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
- This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward-biased and thereby acting as input diode clamp. In addition to this diode action, there is NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the  $V_{CC}$  voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
- The junction base/substrate of the input PNP transistor polarized in reverse must be protected by a resistor in series with the inputs to limit the input current to 400  $\mu$ A max ( $R = (V_{in}-32 \text{ V})/400 \mu\text{A}$ ).
- Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
- Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k $\Omega$  resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5  $\Omega$ ). This is done for all couples of connected pin combinations while the other pins are floating.
- Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	3 to 30	V
$V_{icm}$	Common-mode input voltage range	0 to $(V_{CC+}) - 1.5$	
$T_{oper}$	Operating free-air temperature range	-40 to 150	°C

## 4 Electrical characteristics

**Table 3.**  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = \text{ground}$ ,  $V_O = 1.4\text{ V}$ ,  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$  (unless otherwise specified),  $T_{\text{min}} = -40\text{ }^\circ\text{C}$ , and  $T_{\text{max}} = 150\text{ }^\circ\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{io}$	Input offset voltage, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ , LM2904AH <sup>(1)</sup>		1	2	mV
	Input offset voltage, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ LM2904AH <sup>(1)</sup>			6	
	Input offset voltage, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ , LM2904H <sup>(1)</sup>		2	7	
	Input offset voltage, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ LM2904H <sup>(1)</sup>			9	
$\Delta V_{io}/\Delta T$	Input offset voltage drift		7	40	$\mu\text{V}/^\circ\text{C}$
$I_{io}$	Input offset current, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$		2	30	nA
	Input offset current, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$			40	
$\Delta I_{io}/\Delta T$	Input offset current drift		10	300	$\text{pA}/^\circ\text{C}$
$I_{ib}$	Input bias current, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ <sup>(2)</sup>		20	150	nA
	Input bias current, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ <sup>(2)</sup>			200	
$A_{vd}$	Large signal voltage gain, $V_{CC+} = 15\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $V_O = 1.4\text{ V}$ to $11.4\text{ V}$ , $T_{\text{amb}} = 25\text{ }^\circ\text{C}$	50	100		V/mV
	Large signal voltage gain, $V_{CC+} = 15\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $V_O = 1.4\text{ V}$ to $11.4\text{ V}$ , $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	25			
SVR	Supply voltage rejection ratio ( $R_S \leq 10\text{ k}\Omega$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$	65	100		dB
	Supply voltage rejection ratio ( $R_S \leq 10\text{ k}\Omega$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	65			
$I_{CC}$	Supply current, all amp, no load, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ , $V_{CC+} = 5\text{ V}$		0.7	1.2	mA
	Supply current, all amp, no load, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ , $V_{CC+} = 30\text{ V}$			2	
$V_{icm}$	Input common mode voltage range ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ <sup>(3)</sup>	0		$(V_{CC+}) - 1.5$	V
	Input common mode voltage range ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	0		$(V_{CC+}) - 2$	
CMR	Common-mode rejection ratio ( $R_S = 10\text{ k}\Omega$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$	70	85		dB
	Common-mode rejection ratio ( $R_S = 10\text{ k}\Omega$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	60			
$I_{\text{source}}$	Output short-circuit current, $V_{CC+} = 15\text{ V}$ , $V_O = 2\text{ V}$ , $V_{id} = 1\text{ V}$	20	40	60	mA
	Output sink current, $V_O = 2\text{ V}$ , $V_{CC+} = 5\text{ V}$	10	20		
$I_{\text{sink}}$	Output sink current, $V_O = 0.2\text{ V}$ , $V_{CC+} = 15\text{ V}$	12	50		$\mu\text{A}$
	Output sink current, $V_O = 0.2\text{ V}$ , $V_{CC+} = 5\text{ V}$				
$V_{OH}$	High level output voltage ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ , $R_L = 2\text{ k}\Omega$	26			V
	High level output voltage ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	26	27		
	High level output voltage ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ , $R_L = 10\text{ k}\Omega$	27			
	High level output voltage ( $V_{CC+} = 30\text{ V}$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	27	28		
$V_{OL}$	Low level output voltage ( $R_L = 10\text{ k}\Omega$ ), $T_{\text{amb}} = 25\text{ }^\circ\text{C}$		5	20	mV
	Low level output voltage ( $R_L = 10\text{ k}\Omega$ ), $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$			20	
SR	Slew rate, $V_{CC+} = 15\text{ V}$ , $V_{in} = 0.5$ to $3\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , unity gain, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$	0.3	0.6		V/ $\mu\text{s}$
	Slew rate, $V_{CC+} = 15\text{ V}$ , $V_{in} = 0.5$ to $3\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , unity gain, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	0.2			
GBP	Gain bandwidth product, $f = 100\text{ kHz}$ , $V_{CC+} = 30\text{ V}$ , $V_{in} = 10\text{ mV}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$	0.7	1.1		MHz
THD	Total harmonic distortion, $f = 1\text{ kHz}$ , $A_V = 20\text{ dB}$ , $R_L = 2\text{ k}\Omega$ , $V_O = 2\text{ V}_{pp}$ , $C_L = 100\text{ pF}$ , $V_{CC+} = 30\text{ V}$		0.02		%
$e_n$	Equivalent input noise voltage, $f = 1\text{ kHz}$ , $R_S = 100\text{ }\Omega$ , $V_{CC+} = 30\text{ V}$		55		$\text{nV}/\sqrt{\text{Hz}}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{O1}/V_{O2}$	Channel separation, $1 \text{ kHz} \leq f \leq 20 \text{ kHz}$ <sup>(4)</sup>		120		dB

- $V_O = 1.4 \text{ V}$ ,  $R_S = 0 \Omega$ ,  $5 \text{ V} < V_{CC+} < 30 \text{ V}$ ,  $0 \text{ V} < V_{ic} < (V_{CC+}) - 1.5 \text{ V}$ .
- The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output, so there is no change in the loading charge on the input lines.
- The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is  $(V_{CC+}) - 1.5 \text{ V}$ , but either or both inputs can go to 32 V without damage.
- Due to the proximity of external components, ensure that the stray capacitance does not cause coupling between these external parts. This can typically be detected at higher frequencies because this type of capacitance increases.

## 5 Electrical characteristic curves

Figure 4. Open-loop frequency response




Figure 5. Large signal frequency response




Figure 6. Voltage follower large signal response




Figure 7. Current sinking output characteristics






Figure 8. Voltage follower small signal response




Figure 9. Current sourcing output characteristics




Figure 10. Input current versus temperature




Figure 11. Current limiting




Figure 12. Input voltage range




Figure 13. Supply current




Figure 14. Voltage gain




Figure 15. Input current versus supply voltage




Figure 16. Gain bandwidth product




Figure 17. Power supply rejection ratio




Figure 18. Common-mode rejection ratio





Figure 19. Phase margin vs. capacitive load



## 6 Typical single-supply applications

Figure 20. AC coupled inverting amplifier




Figure 21. AC coupled non-inverting amplifier




Figure 22. Non-inverting DC gain




Figure 23. DC summing amplifier




Figure 24. High input Z, DC differential amplifier




Figure 25. Using symmetrical amplifiers to reduce input current




Figure 26. Low drift peak detector





Figure 27. Active bandpass filter



---


## 7 Package information

---

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

## 7.1 TSSOP8 package information

**Figure 28. TSSOP8 package outline**



**Table 4. TSSOP8 package mechanical data**

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.20			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
e		0.65			0.0256	
k	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1			0.039	
aaa		0.10			0.004	

## 7.2 DFN8 2 x 2 wettable flank package information

Figure 29. DFN8 2 x 2 wettable flank package outline





Table 5. DFN8 2 x 2 wettable flank package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.10			0.004		
b	0.20	0.25	0.30	0.008	0.010	0.012
D	1.95	2.00	2.05	0.077	0.079	0.081
D1	0.80	0.90	1.00	0.031	0.035	0.039
E	1.95	2.00	2.05	0.077	0.079	0.081
E1	1.50	1.60	1.70	0.059	0.063	0.067
e		0.50			0.020	
F		0.05			0.002	
G	0.25	0.30	0.35	0.010	0.012	0.014
aaa		0.10			0.004	

Figure 30. DFN8 2 x 2 wettable flank recommended footprint





## 8 Ordering information

Table 6. Order codes

Order code	Temperature range	Package	Packing	Marking
LM2904AHYPT <sup>(1)</sup>	-40 °C to 150 °C	TSSOP8	Tape and reel	LM4AH
LM2904HYPT <sup>(1)</sup>				2904H
LM2904AHYQ6T <sup>(1)</sup>		DFN8 2x2 wettable flank		K2N

1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.

## Revision history

**Table 7. Document revision history**

Date	Revision	Changes
19-Oct-2015	1	Initial release
05-Nov-2015	2	Updated datasheet layout Table 1: removed $T_{oper}$ parameter Table 3: updated table title
16-Feb-2016	3	Datasheet status changed to "production data" Table 3: unit of $V_{OL}$ parameter changed from "V" to 'mV"
29-Feb-2016	4	Updated product status footnote Table 5: replaced footnote 1
15-Oct-2018	5	Added new order code LM2904H in Table 5. Order codes and VIO parameter inSection 4 Electrical characteristics
05-May-2023	6	Updated figure and features on the cover page, <a href="#">Table 1</a> and <a href="#">Table 6</a> . <a href="#">Order codes</a> . Added new package DFN8 2x2 wettable flank <a href="#">Section 7.2 DFN8 2 x 2 wettable flank package information</a> and figure <a href="#">Figure 3</a> .

## Contents

<b>1</b>	<b>Schematic diagram</b> .....	<b>2</b>
<b>2</b>	<b>Package pin connections</b> .....	<b>3</b>
<b>3</b>	<b>Absolute maximum ratings and operating conditions</b> .....	<b>4</b>
<b>4</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>5</b>	<b>Electrical characteristic curves</b> .....	<b>8</b>
<b>6</b>	<b>Typical single-supply applications</b> .....	<b>11</b>
<b>7</b>	<b>Package information</b> .....	<b>13</b>
<b>7.1</b>	<b>TSSOP8 package information</b> .....	<b>14</b>
<b>7.2</b>	<b>DFN8 2 x 2 wettable flank package information</b> .....	<b>15</b>
<b>8</b>	<b>Ordering information</b> .....	<b>17</b>
	<b>Revision history</b> .....	<b>18</b>

## List of tables

<b>Table 1.</b>	Absolute maximum ratings . . . . .	4
<b>Table 2.</b>	Operating conditions . . . . .	5
<b>Table 3.</b>	$V_{CC+} = 5\text{ V}$ , $V_{CC-} = \text{ground}$ , $V_O = 1.4\text{ V}$ , $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified), $T_{\text{min}} = -40\text{ }^{\circ}\text{C}$ , and $T_{\text{max}} = 150\text{ }^{\circ}\text{C}$ . . . . .	6
<b>Table 4.</b>	TSSOP8 package mechanical data . . . . .	14
<b>Table 5.</b>	DFN8 2 x 2 wettable flank package mechanical data . . . . .	16
<b>Table 6.</b>	Order codes . . . . .	17
<b>Table 7.</b>	Document revision history . . . . .	18

## List of figures

<b>Figure 1.</b>	Schematic diagram (1/2 LM2904H/AH) . . . . .	2
<b>Figure 2.</b>	TSSOP8 package pin connections (top view) . . . . .	3
<b>Figure 3.</b>	DFN8 2x2 package pin connections (top view) . . . . .	3
<b>Figure 4.</b>	Open-loop frequency response . . . . .	8
<b>Figure 5.</b>	Large signal frequency response . . . . .	8
<b>Figure 6.</b>	Voltage follower large signal response . . . . .	8
<b>Figure 7.</b>	Current sinking output characteristics . . . . .	8
<b>Figure 8.</b>	Voltage follower small signal response . . . . .	9
<b>Figure 9.</b>	Current sourcing output characteristics . . . . .	9
<b>Figure 10.</b>	Input current versus temperature . . . . .	9
<b>Figure 11.</b>	Current limiting . . . . .	9
<b>Figure 12.</b>	Input voltage range . . . . .	9
<b>Figure 13.</b>	Supply current . . . . .	9
<b>Figure 14.</b>	Voltage gain . . . . .	10
<b>Figure 15.</b>	Input current versus supply voltage . . . . .	10
<b>Figure 16.</b>	Gain bandwidth product . . . . .	10
<b>Figure 17.</b>	Power supply rejection ratio . . . . .	10
<b>Figure 18.</b>	Common-mode rejection ratio . . . . .	10
<b>Figure 19.</b>	Phase margin vs. capacitive load . . . . .	10
<b>Figure 20.</b>	AC coupled inverting amplifier . . . . .	11
<b>Figure 21.</b>	AC coupled non-inverting amplifier . . . . .	11
<b>Figure 22.</b>	Non-inverting DC gain . . . . .	11
<b>Figure 23.</b>	DC summing amplifier . . . . .	11
<b>Figure 24.</b>	High input Z, DC differential amplifier . . . . .	11
<b>Figure 25.</b>	Using symmetrical amplifiers to reduce input current . . . . .	11
<b>Figure 26.</b>	Low drift peak detector . . . . .	12
<b>Figure 27.</b>	Active bandpass filter . . . . .	12
<b>Figure 28.</b>	TSSOP8 package outline . . . . .	14
<b>Figure 29.</b>	DFN8 2 x 2 wettable flank package outline . . . . .	15
<b>Figure 30.</b>	DFN8 2 x 2 wettable flank recommended footprint . . . . .	16

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved