

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

6-A, 4.5-V to 14-V INPUT, NON-ISOLATED, WIDE-OUTPUT. ADJUSTABLE POWER MODULE WITH TurboTrans™

Check for Samples: PTH08T230W, PTH08T231W

FEATURES

- Up to 6-A Output Current
- 4.5-V to 14-V Input Voltage
- Wide-Output Voltage Adjust (0.69 V to 5.5 V)
- ±1.5% Total Output Voltage Variation
- Efficiencies up to 95%
- **Output Overcurrent Protection** (Nonlatching, Auto-Reset)
- Operating Temperature: -40°C to 85°C
- Safety Agency Approvals – UL/IEC/CSA-C22.2 60950-1
- **Prebias Startup**
- **On/Off Inhibit**
- **Differential Output Voltage Remote Sense**
- Adjustable Undervoltage Lockout
- Auto-Track[™] Sequencing
- Ceramic Capacitor Version (PTH08T231W)

- TurboTrans[™] Technology
- **Designed to meet Ultra-Fast Transient** Requirements up to 300 A/us
- SmartSync Technology

APPLICATIONS

- **Complex Multi-Voltage Systems**
- **Microprocessors**
- **Bus Drivers**



DESCRIPTION

The PTH08T230/231W is the higher input voltage (4.5V to 14V) version of the PTH04T230/231W (2.2V to 5.5V). 6-A rated, non-isolated power module. This regulator represents the 2nd generation of the PTH series of power modules which include a reduced footprint and improved features. The PTH08T231W is optimized to be used in applications requiring all ceramic capacitors.

Operating from an input voltage range of 4.5V to 14V, the PTH08T230/231W requires a single resistor to set the output voltage to any value over the range, 0.69V to 5.5V. The wide input voltage range makes the PTH08T230/231W particularly suitable for advanced computing and server applications that use a loosely regulated 8-V to 12-V intermediate distribution bus. Additionally, the wide input voltage range increases design flexibility by supporting operation with tightly regulated 5-V, 8-V, or 12-V intermediate bus architectures.

The module incorporates a comprehensive list of features. Output over-current and over-temperature shutdown protects against most load faults. A differential remote sense ensures tight load regulation. An adjustable under-voltage lockout allows the turn-on voltage threshold to be customized. Auto-Track™ sequencing is a popular feature that greatly simplifies the simultaneous power-up and power-down of multiple modules in a power system.

The PTH08T230/231W includes new patent pending technologies, **TurboTrans™** and **SmartSync**. The TurboTrans feature optimizes the transient response of the regulator while simultaneously reducing the quantity of external output capacitors required to meet a target voltage deviation specification. Additionally, for a target output capacitor bank, TurboTrans can be used to significantly improve the regulator's transient response by reducing the peak voltage deviation. SmartSync allows for switching frequency synchronization of multiple modules, thus simplifying EMI noise suppression tasks and reduces input capacitor RMS current requirements. Double-sided surface mount construction provides a low profile and compact footprint. Package options include both through-hole and surface mount configurations that are lead (Pb) - free and RoHS compatible.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TurboTrans, Auto-Track, TMS320 are trademarks of Texas Instruments.

PTH08T230W, PTH08T231W




SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PTH08T230W

A. R_{SET} required to set the output voltage to a value higher than 0.69 V. See the Electrical Characteristics table.

B. An additional 22-µF ceramic input capacitor is recommended to reduce RMS ripple current.

C. For V₁ greater than 8 V, the minimum required C₁ may be reduced to 220 μ F plus a 22- μ F ceramic capacitor.

D. 200 μF of output capacitance can be achieved by using two 100- μF ceramic capacitors or four 47- μF ceramic capacitors.




PTH08T230W, PTH08T231W




SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011





- A. R_{SET} required to set the output voltage to a value higher than 0.69 V. See the Electrical Characteristics table.
- B. 200 μF of output capacitance can be achieved by using two 100-μF ceramic capacitors or four 47-μF ceramic capacitors.
- C. 300 μ F of ceramic or 330 μ F of electrolytic input capacitance is required for proper operation.
- D. For V_I greater than 8 V, the minimum required C_I may be reduced to 200 μ F ceramic or 220 μ F electrolytic plus a 22- μ F ceramic capacitor.





ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

DATASHEET TABLE OF CONTENTS

DATASHEET SECTION	PAGE NUMBER
ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS	3
ELECTRICAL CHARACTERISTICS TABLE (PTH08T230W)	4
ELECTRICAL CHARACTERISTICS TABLE (PTH08T231W)	6
PIN-OUT AND TERMINAL FUNCTIONS	8
TYPICAL CHARACTERISTICS (VI = 12V)	9
TYPICAL CHARACTERISTICS (V ₁ = 5V)	10
ADJUSTING THE OUTPUT VOLTAGE	11
CAPACITOR RECOMMENDATIONS	13
TURBOTRANS™ INFORMATION	17
UNDERVOLTAGE LOCKOUT (UVLO)	22
SOFT-START POWER-UP	23
OVER-CURRENT PROTECTION	23
OVER-TEMPERATURE PROTECTION	23
OUTPUT ON/OFF INHIBIT	24
REMOTE SENSE	24
SYCHRONIZATION (SMARTSYNC)	25
AUTO-TRACK SEQUENCING	26
PREBIAS START-UP	29
TAPE & REEL AND TRAY DRAWINGS	31

ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS

(Voltages are with respect to GND)

					UNIT	
V _{Track}	Track pin voltage			–0.3 to V _I + 0.3	V	
V _{SYNC}	SYNC pin voltage			-0.3 to 6.0	V	
T _A	Operating temperature range	Over V _I range		-40 to 85		
T _{wave}	Wave soldering temperature	Surface temperature of module body or pins (5 seconds maximum)	AD suffix	260		
-			AS suffix	235 ⁽¹⁾	°C	
I reflow	Solder reflow temperature	Surface temperature of module body or pins	AZ suffix	260 ⁽¹⁾	1	
T _{stg}	Storage temperature	Storage temperature of module removed from sh	nipping package	-55 to 125		
T _{pkg}	Packaging temperature	Shipping Tray or Tape and Reel storage or bake	temperature	45		
	Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 msec, 1/2	sine, mounted	500		
	Mashaniaalihuatian		Suffix AD	20	G	
	Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz	Suffix AS and AZ	15		
	Weight			2.5	grams	
	Flammability	Meets UL94V-O				

(1) During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.



www.ti.com

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_I = 5V$, $V_O = 3.3V$, $C_I = 330\mu$ F, $C_O 1 = 200\mu$ F ceramic, $C_O 2 = 100\mu$ F, $I_O = I_O max$ (unless otherwise stated)

	PARAMETER		TEST CONDITIONS		PTI	H08T230W	1	
					MIN	ТҮР	MAX	UNIT
lo	Output current	Over V _O range	25°C,	0		6	А	
			I	$0.69 \le V_0 \le 1.2$	4.5		14 ⁽¹⁾	
VI	Input voltage range	Over I_0 range $1.2 < V_0 \le$		1.2 < V _O ≤ 3.6	4.5		14	V
				$3.6 < V_0 \le 5.5$	V _O +1 ⁽²⁾		14	
	Output adjust range	Over I _O range			0.69		5.5	V
	Set-point voltage tolerance						±1.0 ⁽³⁾	%V₀
	Temperature variation	–40°C < T _A < 85°C				±0.25		%V _o
Vo	Line regulation	Over V _I range				±3		mV
	Load regulation	Over I _O range				±2		mV
	Total output variation	Includes set-point, lin	ie, load, –40°C \leq T _A \leq 85°	С			±1.5 ⁽³⁾	%Vo
			$R_{SET} = 169 \ \Omega, \ V_{I} = 8.0 \ V_{I}$, V _O = 5.0V		95%		
			$R_{SET} = 1.21 \text{ k}\Omega, V_0 = 3.3$	3 V		92%		
			$R_{SET} = 2.37 \text{ k}\Omega, V_0 = 2.5$		90%			
n	Efficiency	I _O = 6 A	$R_{SET} = 4.75 \text{ k}\Omega, V_0 = 1.8$		88%			
η			$R_{SET} = 6.98 \text{ k}\Omega, V_{O} = 1.8$	5 V		87%		
			$R_{SET} = 12.1 \text{ k}\Omega, V_0 = 1.2$	2 V		85%		
			$R_{SET} = 20.5 \text{ k}\Omega, V_0 = 1.0$	V		83%		
			$R_{SET} = 681 \ k\Omega, \ V_O = 0.7$	V		79%		
	V _O Ripple (peak-to-peak)	20-MHz bandwidth	bandwidth			1 ⁽¹⁾		%V _O
I _{LIM}	Overcurrent threshold	Reset, followed by au	uto-recovery			10		А
			w/o TurboTrans	Recovery Time		70		µSec
			$C_0 1 = 200 \ \mu F$, ceramic	V _O Overshoot		150		mV
		2.5 A/µs load step	w/o TurboTrans ⁽⁴⁾	Recovery Time		100		µSec
	Transient response	50% to 100% Iomax	$C_0 1 = 200 \ \mu F$, ceramic $C_0 2 = 330 \ \mu F$, Type B	V _O Overshoot		100		mV
		V _O = 2.5 V	with TurboTrans	Recovery Time		150		µSec
			$C_0 1 = 200 \ \mu$ F, ceramic $C_0 2 = 330 \ \mu$ F, Type B $R_{TT} = 11.3 \ k\Omega$	V _O Overshoot		60		mV
IIL	Track input current (pin 9)	Pin to GND					-130 (5)	μA
dV _{track} /dt	Track slew rate capability	$C_O \leq C_O (max)$					1	V/ms
		V _I increasing, R _{UVLO}	= OPEN			4.3	4.45	
UVLO _{ADJ}	Adjustable Under-voltage lockout (pin 10)	V _I decreasing, R _{UVLO}	V _I decreasing, R _{UVLO} = OPEN					V
	(p	Hysteresis, R _{UVLO} ≤ 5		0.5				
		Input high voltage (V _{IH})					Open ⁽⁶⁾	
	Inhibit control (pin 10)	Input low voltage (VIL	-0.2		0.6	V		
		Input low current (IIL)		235		μA		
l _{in}	Input standby current	Inhibit (pin 10) to GN	D, Track (pin 9) open			5		mA
f _s	Switching frequency	Over V _I and I _O range	s, SmartSync (pin 1) to GN	ND	· · · · ·	300		kHz

- (1) For output voltages ≤ 1.2 V, at nominal operating frequency, the output ripple may increase (typically 2×) when operating at input voltages greater than (Vo × 11). When using the SmartSync feature to adjust the switching frequency, see the SmartSync Considerations section of the datasheet for further guidance.
- (2) The minimum input voltage is 4.5V or $(V_0+1)V$, whichever is greater. Additional input capacitance may be required when $V_1 < (V_0+2)V$. The set-point voltage tolerance is affected by the tolerance and stability of R_{SET} . The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability. (3)
- (4) Without *TurboTrans*, the minimum ESR limit of 7 m Ω must not be violated.
- A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor device, is recommended to control pin 9. The (5) open-circuit voltage is less than 6.5 Vdc.
- This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when (6) input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. For additional information, see the related application information section.



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$, $V_I = 5V$, $V_O = 3.3V$, $C_I = 330\mu$ F, $C_O 1 = 200\mu$ F ceramic, $C_O 2 = 100\mu$ F, $I_O = I_O max$ (unless otherwise stated)

	PARAMETER		TEST CONDITIONS		PTH			
					MIN	TYP	MAX	UNIT
f _{SYNC}	Synchronization (SYNC) frequency				240		400	kHz
V _{SYNCH}	SYNC High-Level Input Voltage				2		5.5	V
VSYNCL	SYNC Low-Level Input Voltage	SmartSync Control					0.8	V
t _{SYNC}	SYNC Minimum Pulse Width				200			nSec
CI	External input capacitance				330 (7)			μF
				Nonceramic	0 (8)	100	5000 ⁽⁹⁾	L
		without TurboTrans	Capacitance value	Ceramic	200 (8)		500	μF
Co	External output capacitance	Turbornans	Equivalent series resistance (non-ceramic)		7			mΩ
00		with Capacitance value			see table		10,000 (11)	μF
		Turbotrans	Capacitance × ESR prod	uct (C _O × ESR)	1000		10,000	μF×mΩ
MTBF	Reliability	Per Telcordia SR-332, 50% stress, $T_A = 40^{\circ}C$, ground benign			6.7			10 ⁶ Hr

(7) A 330 µF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 450 mA rms of ripple current. An additional 22-µF ceramic input capacitor is recommended to reduce rms ripple current. When operating at V_I > 8V, the minimum required C_I may be reduced to a 220-µF electrolytic plus a 22-µF ceramic.

(8) 200 μF ceramic external output capacitance is required for basic operation. The required ceramic output capacitance can be made up of 2 × 100 μF or 4 × 47 μF. The minimum output capacitance requirement increases when *TurboTrans*[™] (TT) technology is used. See the Application Information for more guidance.

(9) This is the calculated maximum disregarding TurboTrans[™] technology. When the TurboTrans feature is used, the minimum output capacitance must be increased. See the TurboTrans application notes for further guidance.

(10) When using *TurboTrans*[™] technology, a minimum value of output capacitance is required for proper operation. Additionally, low ESR capacitors are required for proper operation. See the *TurboTrans* application notes for further guidance.

(11) This is the calaculated maximum when using the *TurboTrans* feature. Additionally, low ESR capacitors are required for proper operation. See the *TurboTrans* application notes for further guidance.



PTH08T230W, PTH08T231W

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

www.ti.com

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_I = 5 V$, $V_O = 3.3 V$, $C_I = 330 \mu$ F, $C_O 1 = 200 \mu$ F ceramic, and $I_O = I_O max$ (unless otherwise stated)

	PARAMETER		TEST CONDITIONS		PTI			
					MIN	TYP	MAX	UNIT
0	Output current	Over V _O range	25°C,	natural convection	0		6	Α
-				$0.69 \le V_0 \le 1.2$	4.5		14 ⁽¹⁾	
VI	Input voltage range	Over I_0 range $1.2 < V_0 \leq 3$		1.2 < V ₀ ≤ 3.6	4.5		14	V
				3.6 < V _O ≤ 5.5	V _O +1 ⁽²⁾		14	
	Output adjust range	Over I _O range		-	0.69		5.5	V
	Set-point voltage tolerance						±1.0 ⁽³⁾	%V。
	Temperature variation	–40°C < T _A < 85°C			· · · · · ·	±0.25		%Vo
Vo	Line regulation	Over V _I range				±3		mV
	Load regulation	Over I _O range				±2		mV
	Total output variation		ie, load, -40°C \leq T _A \leq 85°	С	· · · · ·		±1.5 ⁽³⁾	%Vc
			R _{SET} = 169 Ω, V _I = 8.0 V			95%		-
			$R_{SET} = 1.21 \text{ k}\Omega, V_0 = 3.3$		· · · · ·	92%		
	Efficiency		$R_{SET} = 2.37 \text{ k}\Omega, V_0 = 2.5$			90%		
η			$R_{SET} = 4.75 \text{ k}\Omega, \text{ V}_{O} = 1.8$	· · ·	88%			
		I _O = 6 A	$R_{SET} = 6.98 \text{ k}\Omega, \text{ V}_{O} = 1.5$	· · ·	87%			
			$R_{SET} = 12.1 \text{ k}\Omega, V_{\Omega} = 1.2$			85%		
			$R_{SET} = 20.5 \text{ k}\Omega, V_{\Omega} = 1.0$		·	83%		
			$R_{SET} = 681 \text{ k}\Omega, V_{\Omega} = 0.7$		·	79%		
	V _O Ripple (peak-to-peak)	20-MHz bandwidth	· · · · · · · · · · · · · · · · · · ·	1 ⁽¹⁾		%Vc		
I _{LIM}	Overcurrent threshold	Reset, followed by auto-recovery			10		A	
LIM			w/o TurboTrans	Recovery Time		80		μSec
			$C_0 1 = 200 \ \mu F$, ceramic	V _O Overshoot	·	85		mV
		2.5 A/µs load step	w/o TurboTrans (4)	Recovery Time		120		μSec
	Transient response	50% to 100% I _O max V _I = 12 V	$C_0 1 = 400 \ \mu\text{F}$, ceramic	V _O Overshoot	· · · · · · · · · · · · · · · · · · ·	75		mV
		$V_0 = 3.3 V$	with TurboTrans	Recovery Time	· · · · · · · · · · · · · · · · · · ·	220		μSec
			$C_0 1 = 400 \ \mu\text{F}$, ceramic $R_{TT} = 8.06 \ \text{k}\Omega$	V _O Overshoot		45		mV
IL	Track input current (pin 9)	Pin to GND			· · · · ·		-130 ⁽⁵⁾	μA
dV _{track} /dt	Track slew rate capability	$C_{\Omega} \leq C_{\Omega} (max)$			<u> </u>		1	V/ms
		V _I increasing, R _{UVLO} :	= OPEN		<u> </u>	4.3	4.45	
UVLO _{ADJ}	Adjustable Under-voltage lockout	V _I decreasing, R _{UVLO}			3.7	4.2		V
	(pin 10)	Hysteresis, R _{UVLO} ≤ 5			<u> </u>	0.5		
		Input high voltage (V			· · · · ·		Open ⁽⁶⁾	
	Inhibit control (pin 10)	Input low voltage (VIL			-0.2		. 0.6	V
		Input low current (IIL)	, Pin 10 to GND	<u> </u>	235		μA	
in	Input standby current	Inhibit (pin 10) to GN			5		mA	
r _s	Switching frequency		s, SmartSync (pin 1) to GN	ND		300		kHz
SYNC	Synchronization (SYNC) frequency		- u ,		240		400	kHz
V _{SYNCH}	SYNC High-Level Input Voltage	1			2		5.5	V
V _{SYNCL}	SYNC Low-Level Input Voltage	SmartSync Control					0.8	V
t _{SYNC}	SYNC Minimum Pulse Width	-			200			nSec

(1) For output voltages ≤ 1.2 V, at nominal operating frequency, the output ripple may increase (typically 2×) when operating at input voltages greater than (V_O × 11). When using the SmartSync feature to adjust the switching frequency, see the SmartSync Considerations section of the datasheet for further guidance.

(2) The minimum input voltage is 4.5V or (V₀+1)V, whichever is greater. Additional input capacitance may be required when V_I < (V₀+2)V.
 (3) The set-point voltage tolerance is affected by the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability.

(4) Without *TurboTrans*, the minimum ESR limit of 7 m Ω must not be violated.

(5) A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor device, is recommended to control pin 9. The open-circuit voltage is less than 6.5 Vdc.

(6) This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. For additional information, see the related application information section.



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$, $V_I = 5 \text{ V}$, $V_O = 3.3 \text{ V}$, $C_I = 330 \mu$ F, $C_O 1 = 200 \mu$ F ceramic, and $I_O = I_O \text{ max}$ (unless otherwise stated)

	PARAMETER		TEST CONDITIONS	PTł			
					MIN	ΤΥΡ ΜΑΧ	UNIT
CI	External input capacitance				300 (7)		μF
		without TurboTrans	Capacitance value	Ceramic	200 (8)	5000	μF
Co	External output capacitance	with Capacitance value Ceramic		see table	5000 ⁽¹⁰⁾	μF	
		Turbotrans	Capacitance × ESR prod	uct (C _O × ESR)	100	1000	μF×mΩ
MTBF	Reliability	Per Telcordia SR- $T_A = 40^{\circ}$ C, ground			6.7		10 ⁶ Hr


(7) 300 μF of ceramic or 330 μF of electrolytic input capacitance is required for proper operation. Electrolytic capacitance must be rated for a minimum of 450 mA rms of ripple current. An additional 22-μF ceramic input capacitor is recommended to reduce rms ripple current.

(8) 200 µF ceramic external output capacitance is required for basic operation. The required ceramic output capacitance can be made up of 2 × 100 µF or 4 × 47 µF. The minimum output capacitance requirement increases when *TurboTrans*[™] (TT) technology is used. See the Application Information for more guidance.

(9) When using *TurboTrans*[™] technology, a minimum value of output capacitance is required for proper operation. Additionally, low ESR capacitors are required for proper operation. See the *TurboTrans* application notes for further guidance.

(10) This is the calaculated maximum when using the *TurboTrans* feature. Additionally, low ESR capacitors are required for proper operation. See the *TurboTrans* application notes for further guidance.






TERMINAL FUNCTIONS

TERMINAL								
NAME	NO.	DESCRIPTION						
VI	2	The positive input voltage power node to the module, which is referenced to common GND.						
Vo	4	The regulated positive power output with respect to the GND.						
GND	3	This is the common ground connection for the V_I and V_O power connections. It is also the 0 Vdc reference for the control inputs.						
Inhibit and UVLO ⁽¹⁾	10	The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever a valid input source is applied.						
UVLO V		This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more information, see the Application Information section.						
V _O Adjust	7	A 0.05 W 1% resistor must be directly connected between this pin and pin 6 (– Sense) to set the output voltage to a value higher than 0.69 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The setpoint range for the output voltage is from 0.69 V to 5.5 V. If left open circuit, the output voltage will default to its lowest value. For further information, on output voltage adjustment see the related application note.						
		The specification table gives the preferred resistor values for a number of standard output voltages.						
+ Sense	5	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, +Sense must be connected to V_0 , close to the load.						
– Sense	6	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, –Sense must be connected to GND (pin 3), very close to the module (within 10 cm).						
Track	9	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused, this input should be connected to V_{I} .						
		NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, see the related application note.						
TurboTrans™	8	This input pin adjusts the transient response of the regulator. To activate the TurboTrans feature, a 1%, 0.05 W resistor must be connected between this pin and pin 5 (+Sense) very close to the module. For a given value of output capacitance, a reduction in peak output voltage deviation is achieved by using this feature. If unused, this pin must be left open-circuit. The resistance requirement can be selected from the TurboTrans resistor table in the Application Information section. External capacitance must never be connected to this pin unless the TurboTrans resistor is a short, 0Ω .						
SmartSync	1	This input pin sychronizes the switching frequency of the module to an external clock frequency. The SmartSync feature can be used to sychronize the switching fequency of multiple PTH08T230/231W modules, aiding EMI noise suppression efforts. If unused, this pin should be connected to GND (pin 3). For more information, please review the Application Information section.						

(1) Denotes negative logic: Open = Normal operation, Ground = Function active

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

TYPICAL CHARACTERISTICS⁽¹⁾ ⁽²⁾




(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 4, Figure 5 and Figure 6.

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS⁽¹⁾ ⁽²⁾



The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.
 The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 10.

ADJUSTING THE OUTPUT VOLTAGE

resistor directly between pins 7 and 6, as close to the regulator as possible, using dedicated PCB traces.

(2) Never connect capacitors from V_O Adjust to either GND, V_O , or +Sense. Any capacitance added to the V_O Adjust pin affects the stability of the regulator.

Figure 11. V_o Adjust Resistor Placement

Copyright © 2005–2011, Texas Instruments Incorporated

The V_O Adjust control (pin 7) sets the output voltage of the PTH08T230/231W. The adjustment range is 0.69 V to 5.5 V. The adjustment method requires the addition of a single external resistor, R_{SET} , that must be connected directly between the V_O Adjust and the –Sense pins. Table 1 gives the standard value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides.

For other output voltages, the required resistor value can either be calculated using the following formula, or simply selected from the values given in Table 2. Figure 11 shows the placement of the required resistor.

APPLICATION INFORMATION

$$R_{SET} = 10 \text{ k}\Omega \text{ x} \frac{0.69}{V_{\Omega} - 0.69} - 1.43 \text{ k}\Omega$$


(1)

V _O (Standard) (V)	R _{SET} (Standard Value) (kΩ)	V _O (Actual) (V)
5.0 ⁽¹⁾	0.169	5.01
3.3	1.2	3.30
2.5	2.37	2.51
1.8	4.7	1.81
1.5	6.98	1.51
1.2 ⁽²⁾	12.1	1.20
1.0 ⁽²⁾	20.5	1.01
0.7 ⁽²⁾	681	0.70

Table 1. Preferred Values of R_{SET} for Standard Output Voltages

(1) For $V_0 > 3.6 V$, the minimum input voltage is $(V_0 + 1) V$.

(2) For output voltages ≤ 1.2V, at nominal operating frequency, the output ripple may increase (typically 2×) when operating at input voltages greater than (V_O × 11). When using the SmartSync feature, review the SmartSync application section for further guidance.



www.ti.com

(1)

PTH08T230W, PTH08T231W



SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

V _O Required	R_{SET} (Ω)	V _O Required (V)	R _{SET} (Ω)
0.70	681 k	3.00	1.54 k
0.75	113 k	3.10	1.43 k
0.80	61.9 k	3.20	1.33 k
0.85	41.2 k	3.30	1.21 k
0.90	31.6 k	3.40	1.13 k
0.95	24.9 k	3.50	1.02 k
1.00	20.5 k	3.60	931
1.10	15.4 k	3.70	866
1.20	12.1 k	3.80	787
1.30	9.88 k	3.90	715
1.40	8.25 k	4.00	649
1.50	6.98 k	4.10	590
1.60	6.04 k	4.20	536
1.70	5.36 k	4.30	475
1.80	4.75 k	4.40	432
1.90	4.22 k	4.50	383
2.00	3.83 k	4.60	332
2.10	3.40 k	4.70	287
2.20	3.09 k	4.80	249
2.30	2.87 k	4.90	210
2.40	2.61 k	5.00	169
2.50	2.37 k	5.10	133
2.60	2.15 k	5.20	100
2.70	2.00 k	5.30	66.5
2.80	1.82 k	5.40	34.8
2.90	1.69 k	5.50	4.99



CAPACITOR RECOMMENDATIONS FOR THE PTH08T230/231W POWER MODULE

Capacitor Technologies

Electrolytic Capacitors

When using electrolytic capacitors, high quality, computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or OS-CON type capacitors are required.

Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

Tantalum, Polymer-Tantalum Capacitors

Tantalum type capacitors may only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation, and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

Input Capacitor (Required)

The PTH08T231W requires a minimum input capacitance of 300 μ F of ceramic type. (330 μ F of electrolytic input capacitance may also be used. See the following paragraph for the required electrolytic capacitor ratings.)

The PTH08T230W requires a minimum input capacitance of 330 μ F. The ripple current rating of the capacitor must be at least 450 mArms. An optional 22- μ F X5R/X7R ceramic capacitor is recommended to reduce the RMS ripple current. When operating with an input voltage greater than 8 V, the minimum required input capacitance may be reduced to a 220- μ F electrolytic plus a 22- μ F ceramic.

Input Capacitor Information

The size and value of the input capacitor is determined by the converter's transient performance capability. This minimum value assumes that the converter is supplied with a responsive, low inductance input source. This source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

Ceramic capacitors should be located as close as possible to the module's input pins, within 0.5 inch (1,3 cm). Adding ceramic capacitance is necessary to reduce the high-frequency ripple voltage at the module's input. This will reduce the magnitude of the ripple current through the electroytic capacitor, as well as the amount of ripple current reflected back to the input source. Additional ceramic capacitors can be added to further reduce the RMS ripple current requirement for the electrolytic capacitor.

Increasing the minimum input capacitance to 680 μ F is recommended for high-performance applications, or wherever the input source performance is degraded.

The main considerations when selecting input capacitors are the RMS ripple current rating, temperature stability, and less than 100 m Ω of equivalent series resistance (ESR).

Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2 × (maximum dc voltage + ac ripple). This is standard practice to ensure reliability. No tantalum capacitors were found with a sufficient voltage rating to meet this requirement.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.



www.ti.com

Output Capacitor (Required)

The PTH08T231W requires a minimum output capacitance of 200 µF of ceramic type.

The PTH08T230W requires a minimum output capacitance of 200 μ F ceramic type. An optional 100 μ F of non-ceramic, low-ESR capacitance is recommended for improved performance. See the Electrical Characteristics table for maximum capacitor limits.

The required capacitance above the minimum will be determined by actual transient deviation requirements. See the TurboTrans Technology application section within this document for specific capacitance selection.

Output Capacitor Information

When selecting output capacitors, the main considerations are capacitor type, temperature stability, and ESR. When using the TurboTrans feature, the capacitance x ESR product should also be considered (see the following section).

Ceramic output capacitors added for high-frequency bypassing should be located as close as possible to the load to be effective. Ceramic capacitor values below 10 μ F should not be included when calculating the total output capacitance value.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

TurboTrans Output Capacitance

TurboTrans allows the designer to optimize the output capacitance according to the system transient design requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. When using TurboTrans, the capacitor's capacitance (in μ F) × ESR (in m Ω) product determines its capacitor type; Type A, B, or C. These three types are defined as follows:

Type A = $(100 \le \text{capacitance} \times \text{ESR} \le 1000)$ (e.g. ceramic)

Type B = $(1000 < \text{capacitance} \times \text{ESR} \le 5000)$ (e.g. polymer-tantalum)

Type C = $(5000 < \text{capacitance} \times \text{ESR} \le 10,000)$ (e.g. OS-CON)

When using more than one type of output capacitor, select the capacitor type that makes up the majority of your total output capacitance. When calculating the C × ESR product, use the maximum ESR value from the capacitor manufacturer's data sheet.

Working Examples:

A capacitor with a capacitance of 330 μ F and an ESR of 5 m Ω , has a C × ESR product of 1650 μ F x m Ω (330 × 5). This is a Type B capacitor. A capacitor with a capacitance of 1000 μ F and an ESR of 8 m Ω , has a C × ESR product of 8000 μ F x m Ω (1000 × 8). This is a Type C capacitor.

See the TurboTrans Technology application section within this document for specific capacitance selection.

Table 3 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.

Non-TurboTrans Output Capacitance

If the TurboTrans feature is not used, minimum ESR and maximum capacitor limits must be followed. System stability may be effected and increased output capacitance may be required without TurboTrans.

When using the PTH08T230W without the TurboTrans feature, observe the minimum ESR of the entire output capacitor bank. The minimum ESR limit of the output capacitor bank is 7 m Ω . A list of preferred low-ESR type capacitors, are identified in Table 3. Large amounts of capacitance may reduce system stability when not using the TurboTrans feature.

When using the PTH08T231W without the TurboTrans feature, the maximum amount of capacitance is 5000 µF of ceramic type. Large amounts of capacitance may reduce system stability.

Using the TurboTrans feature improves system stability, improves transient response, and reduces the amount of output capacitance required to meet system transient design requirements.



Designing for Fast Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5 A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with load steps greater than 100 A/ μ s, adding multiple 10 μ F ceramic capacitors plus 10 × 1 μ F, and numerous high frequency ceramics (≤ 0.1 μ F) is all that is required to soften the transient higher frequency edges. The PCB location of these capacitors in relation to the load is critical. DSP, FPGA and ASIC vendors identify types, location and amount of capacitance required for optimum performance. Low impedance buses, unbroken PCB copper planes, and components located as close as possible to the high frequency devices are essential for optimizing transient performance.

	Capacitor Characteristics						Quanti	ty	
Capacitor Vendor,			Max.	Max			Output Bus ⁽²⁾		
Type Series (Style)	Working Voltage	Value (µF)	ESR at 100 kHz	Ripple Current at 85°C (Irms)	Physical Size (mm)	Input Bus	No Turbo- Trans	Turbo- Trans Cap Type ⁽³⁾	Vendor Part No.
Panasonic									
FC (Radial)	25 V	1000	43mΩ	1690mA	16 × 15	1	≥2	N/R ⁽⁴⁾	EEUFC1E102S
FC (Radial)	25 V	820	38mΩ	1655mA	12 × 20	1	≥ 1	N/R ⁽⁴⁾	EEUFC1E821S
FC (SMD)	35 V	470	43mΩ	1690mA	16 × 16,5	1	≥ 1	N/R ⁽⁴⁾	EEVFC1V471N
FK (SMD)	35 V	1000	35mΩ	1800mA	16 ×16,5	1	≥2	N/R ⁽⁴⁾	EEVFK1V102M
United Chemi-Con									
PTB, Poly-Tantalum(SMD)	6.3 V	330	25mΩ	2600mA	7,3×4,3×2.8	N/R ⁽⁵⁾	1 ~ 4	$C \ge 2^{(6)}$	6PTB337MD6TER (V _O ≤ 5.1V) ⁽⁷⁾
LXZ, Aluminum (Radial)	35 V	680	38mΩ	1660mA	12,5 × 20	1	1 ~ 3	N/R ⁽⁴⁾	LXZ35VB681M12X20LL
PS, Poly-Alum (Radial)	16 V	330	14mΩ	5060mA	10 × 12,5	1	1 ~ 3	$B \ge 2^{(6)}$	16PS330MJ12
PS, Poly-Alum (Radial)	6.3 V	390	12mΩ	5500mA	8 × 12,5	N/R ⁽⁵⁾	1 ~ 2	B ≥ 1 ⁽⁶⁾	6PS390MH11 (V _O ≤ 5.1V) ⁽⁷⁾
PXA, Poly-Alum (SMD)	16 V	330	14mΩ	5050mA	10 × 12,2	1	1 ~ 3	$B \geq 2^{(6)}$	PXA16VC331MJ12TP
PXA, Poly-Alum (Radial)	10 V	330	14mΩ	4420mA	8 × 12,2	N/R ⁽⁵⁾	1 ~ 2	B ≥ 1 ⁽⁶⁾	PXA10VC331MH12
Nichicon, Aluminum									
PM (Radial)	25 V	1000	43mΩ	1520mA	18 × 15	1	≥2	N/R ⁽⁴⁾	UPM1E102MHH6
HD (Radial)	35 V	470	23mΩ	1820mA	10 × 20	1	≥2	N/R ⁽⁴⁾	UHD1V471HR
Panasonic, Poly-Aluminum	2.0 V	390	5mΩ	4000mA	7,3×4,3×4,2	N/R ⁽⁵⁾	N/R ⁽⁸⁾	B ≥ 2 ⁽⁶⁾	EEFSE0J391R(V _O ≤ 1.6V) ⁽⁷⁾

Table 3.	Input/Output	Capacitors ⁽¹⁾
----------	--------------	---------------------------

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products.

RoHS, Lead-free and Material Details

See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

2) Additional output capacitance must include the required 200 μ F of ceramic type.

(3) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection

Capacitor Types:

(a) Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$

(b) Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$

(c) Type C = $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$

- (4) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR × capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- (5) N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- (6) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection

Capacitor Types:

(a) Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$

(b) Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$

(c) Type C = $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$

- (7) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.
- (8) N/R Not recommended. The ESR value of this capacitor is below the required minimum when not using TurboTrans.



PTH08T230W, PTH08T231W

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

		Capa	citor Cha	racteristic	s		Quanti	ty	
			Max.	Max			Outp	ut Bus ⁽²⁾	
Capacitor Vendor, Type Series (Style)	Working Voltage	Value (µF)	ESR at 100 kHz	Ripple Current at 85°C (Irms)	Physical Size (mm)	Input Bus	No Turbo- Trans	Turbo- Trans Cap Type ⁽³⁾	Vendor Part No.
Sanyo									
TPE, Poscap (SMD)	10 V	330	25mΩ	3300mA	7,3×4,3	N/R ⁽⁹⁾	1 ~ 3	$C \ge 1^{(10)}$	10TPE330MF ⁽¹¹⁾
TPE, Poscap (SMD)	2.5 V	470	7mΩ	4400mA	7,3×4,3	N/R ⁽⁹⁾	1 ~ 2	$B \geq 2^{(10)}$	2R5TPE470M7(V _O ≤ 1.8V) ⁽¹¹⁾
TPD, Poscap (SMD)	2.5 V	1000	5mΩ	6100mA	7,3×4,3	N/R ⁽⁹⁾	N/R ⁽¹²⁾	$B \ge 1^{(10)}$	2R5TPD1000M5(V _O ≤ 1.8V) ⁽¹¹⁾
SEP, OS-CON (Radial)	16 V	330	16mΩ	4700mA	10 × 13	1	1~2	B ≥ 1 ⁽¹⁰⁾	16SEP330M
SEPC, OS-CON (Radial)	16 V	470	10mΩ	6100mA	10 × 13	1	1~2	$B \geq 2^{(10)}$	16SEPC470M
SVP, OS-CON (SMD)	16 V	330	16mΩ	4700mA	10 × 12,6	1	1 ~ 2	B ≥ 1 ⁽¹⁰⁾	16SVP330M
AVX, Tantalum									
TPM Multianode	10 V	330	23mΩ	3000mA	7,3×4,3×4,1	N/R ⁽⁹⁾	1~3	$C \ge 2^{(10)}$	TPME337M010R0035
TPS Series III (SMD)	10 V	330	40mΩ	1830mA	7,3×4,3×4,1	N/R ⁽⁹⁾	1~6	N/R ⁽¹³⁾	TPSE337M010R0040 (V _O ≤ 5V) ⁽¹⁴⁾
TPS Series III (SMD)	4 V	1000	25mΩ	2400mA	7,3×6,1×3.5	N/R ⁽⁹⁾	1~5	N/R ⁽¹³⁾	TPSV108K004R0035 (V _O ≤ 2.1V) ⁽¹⁴⁾
Kemet, Poly-Tantalum									
T520 (SMD)	10 V	330	25mΩ	2600mA	7,3×4,3×4,1	N/R ⁽⁹⁾	1~3	$C \ge 2^{(10)}$	T520X337M010ASE025 ⁽¹¹⁾
T530 (SMD)	6.3 V	330	15mΩ	3800mA	7,3×4,3×4,1	N/R ⁽⁹⁾	2 ~ 3	B ≥ 2 ⁽¹⁰⁾	T530X337M010ASE015 ⁽¹¹⁾
T530 (SMD)	4 V	680	5mΩ	7300mA	7,3×4,3×4,1	N/R ⁽⁹⁾	N/R ⁽¹²⁾	B ≥ 1 ⁽¹⁰⁾	T530X687M004ASE005 (V ₀ ≤ 3.5V) ⁽¹¹⁾
T530 (SMD)	2.5 V	1000	5mΩ	7300mA	7,3×4,3×4,1	N/R ⁽⁹⁾	N/R ⁽¹²⁾	B ≥ 1 ⁽¹⁰⁾	T530X108M2R5ASE005 (V ₀ ≤ 2.0V) ⁽¹¹⁾
Vishay-Sprague									
597D, Tantalum (SMD)	10 V	330	35mΩ	2500mA	7,3×5,7×4,1	N/R ⁽⁹⁾	1~5	N/R ⁽¹³⁾	597D337X010E2T
94SA, OS-CON (Radial)	16 V	470	20mΩ	6080mA	12 × 22	1	1~3	$C \ge 2^{(10)}$	94SA477X0016GBP
94SVP OS-CON(SMD)	16 V	330	17mΩ	4500mA	10 × 12,7	2	2 ~ 3	C ≥ 1 ⁽¹⁰⁾	94SVP337X06F12
Kemet, Ceramic X5R	16 V	10	2mΩ	-	3225	1	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C1210C106M4PAC
(SMD)	6.3 V	47	2mΩ			N/R ⁽⁹⁾	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C1210C476K9PAC
Murata, Ceramic X5R	6.3 V	100	2mΩ	-	3225	N/R ⁽⁹⁾	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	GRM32ER60J107M
(SMD)	6.3 V	47				N/R ⁽⁹⁾	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	GRM32ER60J476M
	25 V	22				1	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	GRM32ER61E226K
	16 V	10				1	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	GRM32DR61C106K
TDK, Ceramic X5R	6.3 V	100	2mΩ	_	3225	N/R ⁽⁹⁾	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C3225X5R0J107MT
(SMD)	6.3 V	47				N/R ⁽⁹⁾	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C3225X5R0J476MT
	16 V	10				1	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C3225X5R1C106MT0
	16 V	22				1	≥ 1 ⁽¹⁵⁾	A ⁽¹⁰⁾	C3225X5R1C226MT

Table 3. Input/Output Capacitors⁽¹⁾ (continued)

(9) N/R - Not recommended. The voltage rating does not meet the minimum operating limits.

(10) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection Capacitor Types:

(a) Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$

(b) Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$

(c) Type C = $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$

(11) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.

(12) N/R – Not recommended. The ESR value of this capacitor is below the required minimum when not using TurboTrans.

(13) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR × capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.

(14) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 50% of the working voltage.

(15) Any combination of ceramic capacitor values is limited as listed in the Electrical Characteristics table.



www.ti.com

TURBOTRANS

TurboTrans[™] Technology

TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules. TurboTrans optimizes the transient response of the regulator with added external capacitance using a single external resistor. Benefits of this technology include reduced output capacitance, minimized output voltage deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The amount of output capacitance required to meet a target output voltage deviation will be reduced with TurboTrans activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the voltage deviation following a load transient will be reduced. Applications requiring tight transient voltage tolerances and minimized capacitor footprint area will benefit greatly from this technology.

TurboTrans[™] Selection


Using TurboTrans requires connecting a resistor, R_{TT}, between the +Sense pin (pin 5) and the TurboTrans pin (pin 8). The value of the resistor directly corresponds to the amount of output capacitance required. All T2 products require a minimum value of output capacitance whether or not TurboTrans is used. For the PTH08T230W, the minimum required capacitance is 200 μ F. When using TurboTrans, capacitors with a capacitance × ESR product below 10,000 μ F×m Ω are required. (Multiply the capacitance (in μ F) by the ESR (in m Ω) to determine the capacitance × ESR product.) See the Capacitor Selection section of the datasheet for a variety of capacitors that meet this criteria.

Figure 12 through Figure 17 show the amount of output capacitance required to meet a desired transient voltage deviation with and without TurboTrans for several capacitor types; Type A (e.g. ceramic), Type B (e.g. polymer-tantalum), and Type C (e.g. OS-CON). To calculate the proper value of R_{TT} , first determine your required transient voltage deviation limits and magnitude of your transient load step. Next, determine what type of output capacitors will be used. (If more than one type of output capacitor is used, select the capacitor type that makes up the majority of your total output capacitance). Knowing this information, use the chart in Figure 12 through Figure 17 that corresponds to the capacitor type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude of your load step (in Amps). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the '*With TurboTrans*' plot. From this point, read down to the X-axis which lists the minimum required capacitance, C_O, to meet that transient voltage deviation. The required R_{TT} resistor value can then be calculated using the equation or selected from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the corresponding R_{TT} values to meet several values of transient voltage deviation for 25% (1.5 A), 50% (3 A), and 75% (4.5 A) output load steps.

The chart can also be used to determine the achievable transient voltage deviation for a given amount of output capacitance. Selecting the amount of output capacitance along the X-axis, reading up to the *'With TurboTrans'* curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance. The required R_{TT} resistor value can be calculated using the equation or selected from the TurboTrans table.

As an example, let's look at a 12-V application requiring a 45 mV deviation during an 3 A, 50% load transient. A majority of 330 μ F, 10 m Ω ouput capacitors are used. Use the 12 V, Type B capacitor chart, Figure 14. Dividing 45 mV by 3 A gives 15 mV/A transient voltage deviation per amp of transient load step. Select 15 mV/A on the Y-axis and read across to the *'With TurboTrans'* plot. Following this point down to the X-axis gives us a minimum required output capacitance of approximately 850 μ F. The required R_{TT} resistor value for 850 μ F can then be calculated or selected from Table 5. The required R_{TT} resistor is 1.82 k Ω .


To see the benefit of TurboTrans, follow the 15 mV/A marking across to the *'Without TurboTrans'* plot. Following that point down shows that you would need a minimum of 4000 μ F of output capacitance to meet the same transient deviation limit. This is the benefit of TurboTrans. A typical TurboTrans schematic is shown in Figure 18.





EXAS

NSTRUMENTS



(e.g. Ceramic)

Transie	ent Voltage Deviation	on (mV)	12 V	Input	5 V Input		
25% load step (1.5 A)	50% load step (3 A)	75% load step (4.5 A)	Co R _{TT} Minimum Required Required Output TurboTrans Capacitance (μF) Resistor (kΩ)		C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	
45	90	135	200	open	200	open	
40	80	120	240	150	210	634	
35	70	105	300	56.2	260	97.6	
30	60	90	400	23.7	340	37.4	
25	50	75	560	9.76	460	16.5	
20	40	60	840	2.0	660	5.9	
15	30	45	N/A	N/A	1450	short	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation: (C / 1000)4

$$R_{TT} = 40 \times \frac{1 - (C_0 / 1000)}{[5 \times (C_0 / 1000)] - 1} (k \Omega)$$


(2)


Where C_0 is the total output capacitance in μ F. C_0 values greater than or equal to 1000 μ F require R_{TT} to be a short, 0 Ω .


To ensure stability, a minimum amount of output capacitance is required for a given R_{TT} resistor value. The value of R_{TT} must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.



SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011







Transie	ent Voltage Deviatio	on (mV)	12 V	Input	5 V Input		
25% load step (1.5 A)	50% load step (3 A)	75% load step (4.5 A)			C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)	
75	150	225	200	open	200	open	
60	120	180	260	100	270	82.5	
50	100	150	320	45.3	330	41.2	
40	80	120	420	21.0	430	19.6	
30	60	90	600	8.06	610	7.68	
25	50	75	740	3.83	760	3.40	
20	40	60	980	0.205	1000	short	
15	30	45	3800	short	4500	short	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation: 1 - (C₂ / 1000)

$$R_{TT} = 40 \times \frac{1}{\left[5 \times (C_0 / 1000)\right]} (k \Omega)$$

(3)

Where C_0 is the total output capacitance in μ F. C_0 values greater than or equal to 1000 μ F require R_{TT} to be a short, 0 Ω .


To ensure stability, a minimum amount of output capacitance is required for a given R_{TT} resistor value. The value of R_{TT} must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.





www.ti.com

EXAS

NSTRUMENTS










Table 6. Type C TurboTrans C ₀ Values and Required R _{TT} Selection Tal

Transie	ent Voltage Deviation	on (mV)	12 V	Input	5 V Input		
25% load step (1.5 A)	50% load step (3 A)	(3 A) (4.5 A) Required Output TurboTrans F		C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (kΩ)		
75	150	225	200	open	200	open	
60	120	180	230	205	250	121	
50	100	150	300	56.2	310	49.9	
40	80	120	390	25.5	400	24.3	
30	60	90	570	9.31	580	8.87	
25	50	75	720	4.32	730	4.12	
20	40	60	960	0.422	980	0.205	
15	30	45	3100	short	4000	short	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation:

$$R_{TT} = 40 \text{ x} \frac{1 - (C_{O} / 1000)}{\left[5 \text{ x} (C_{O} / 1000)\right] - 1} \text{ (k }\Omega\text{)}$$


(4)

Where C_0 is the total output capacitance in μ F. C_0 values greater than or equal to 1000 μ F require R_{TT} to be a short, 0 Ω .

To ensure stability, a minimum amount of output capacitance is required for a given R_{TT} resistor value. The value of R_{TT} must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.



www.ti.com



A. The value of R_{TT} must be calculated using the total value of output capacitance.

Figure 18. Typical TurboTrans Schematic



SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

UNDERVOLTAGE LOCKOUT (UVLO)

The PTH08T230/231W power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of current drawn from the regulator's input source during the power-up sequence.

The UVLO characteristic is defined by the *ON* threshold (V_{THD}) voltage. Below the *ON* threshold, the Inhibit control is overridden, and the module does not produce an output. The hysteresis voltage, which is the difference between the *ON* and *OFF* threshold voltages, is set at 500 mV. The hysteresis prevents start-up oscillations, which can occur if the input voltage droops slightly when the module begins drawing current from the input source.

The UVLO feature of the PTH08T230/231W module allows for limited adjustment of the ON threshold voltage. The adjustment is made via the *Inhibit/UVLO* control pin (pin 10) using a single resistor (see Figure 19). When pin 10 is left open circuit, the ON threshold voltage is internally set to its default value, which is 4.3 V. The ON threshold might need to be raised if the module is powered from a tightly regulated 12-V bus. Adjusting the threshold prevents the module from operating if the input bus fails to completely rise to its specified regulation voltage.

Threshold Adjust

Equation 5 determines the value of R_{UVLO} required to adjust V_{THD} to a new value. The default value is 4.3 V, and it may be adjusted, but only to a higher value.

$$R_{UVLO} = \frac{70.74 - V_{THD}}{V_{THD} - 4.26} \ k \Omega$$
(5)

Calculated Values

Table 7 shows a chart of standard resistor values for R_{UVLO} for different values of the ON threshold (V_{THD}) voltage.

V _{THD} (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0	10.5	11.0
R _{UVLO} (kΩ)	88.7	52.3	37.4	28.7	23.2	19.6	16.9	14.7	13.0	11.8	10.5	9.76	8.87

Table 7. Standard R_{UVLO} values for Various V_{THD} values




Figure 19. UVLO Implementation



www.ti.com

Soft-Start Power Up

The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage, V_I (see Figure 20).




Figure 20. Defeating the Auto-Track Function

Figure 21. Power-Up Waveform

When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate. From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 2 ms–10 ms) before allowing the output voltage to rise. The output then progressively rises to the module's setpoint voltage. Figure 21 shows the soft-start power-up characteristic of the PTH08T230W operating from a 12-V input bus and configured for a 3.3-V output. The waveforms were measured with a 6-A constant current load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 20 ms.

Overcurrent Protection

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

Overtemperature Protection (OTP)

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for the worst-case conditions of ambient temperature and airflow.



Output On/Off Inhibit

For applications requiring output voltage on/off control, the PTH08T230/231W incorporates an output Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to V_1 with respect to GND.

Figure 22 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up. An external pull-up should never be connected to the inhibit pin. The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for control.






Figure 23. Power-Up Response from Inhibit Control

Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 15 ms. Figure 23 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The turn off of Q1 corresponds to the rise in the waveform, V_{INH} . The waveforms were measured with a 6-A constant current load.

Remote Sense

Differential remote sense improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load in either the positive or return path. An IR drop is caused by the output current flowing through the small amount of pin and trace resistance. Connecting the +Sense (pin 5) and –Sense (pin 6) pins to the respective positive and ground reference of the load terminals improves the load regulation of the output voltage at the connection points.

With the sense pins connected at the load, the difference between the voltage measured directly between the V_0 and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 300 mV.

If the remote sense feature is not used at the load, connect the +Sense pin to V_0 (pin 4) and connect the –Sense pin to the module GND (pin 3).

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.



Smart Sync

Smart Sync is a feature that allows multiple power modules to be synchronized to a common frequency. Driving the Smart Sync pins with an external oscillator set to the desired frequency, synchronizes all connected modules to the selected frequency. The synchronization frequency can be higher or lower than the nominal switching frequency of the modules within the range of 240 kHz to 400 kHz (see Electrical Specifications table for frequency limits). Synchronizing modules powered from the same bus, eliminates beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. These are the benefits of Smart Sync. Power modules can also be synchronized out of phase to minimize source current loading and minimize input capacitance requirements. Figure 24 shows a standard circuit with two modules syncronized 180° out of phase using a D flip-flop.




Figure 24. Typical SmartSync Circuit



Smart Sync Considerations

Operating the PTH08T230W with a low duty cycle may increase the output voltage ripple due to pulse skipping of the PWM controller. When operating at the nominal switching frequency, input voltages greater than ($V_0 \times 11$) may cause the output voltage ripple to increase (typically 2×).

Synchronizing to a higher frequency and operating with a low duty cycle may impact output voltage ripple. When operating at 300 kHz, Figure 25 shows the operating region where the output voltage ripple may increase. Figure 26 shows the operating regions for several switching frequencies. For example, a module operating at 400 kHz and an output voltage of 1.2 V, the maximum input voltage that meets the output voltage ripple specification is 10 V. Exceeding 10 V may cause in an increase in output voltage over the entire synchronization frequency range without affecting the output voltage ripple. See the *ELECTRICAL CHARACTERISTICS* table for the synchronization frequency range limits.




Figure 25. V_o Ripple Regions at 300 kHz

Figure 26. Vo Ripple Regions

- A. For Figure 25, operation above a given curve may cause the output voltage ripple to increase (typically 2×).
- B. For Figure 25, when operating at the nominal switching frequency refer to the 300 kHz plot.

Auto-Track[™] Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI devices such as the TMS320[™] DSP family, microprocessors, and ASICs.

How Auto-Track[™] Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin ⁽¹⁾. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point ⁽²⁾. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its Track pin on a

PTH08T230W, PTH08T231W

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011



www.ti.com

volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit ⁽³⁾. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

Typical Auto-Track[™] Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor device. See U3 in Figure 27.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 20 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization ⁽⁴⁾, enabling them to produce an output voltage. A low-cost supply voltage supervisor device, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 27 shows how the TL7712A supply voltage supervisor device (U3) can be used to coordinate the sequenced power up of PTH08T230/231W modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 28 ms after the input voltage has risen above U3's voltage threshold, which is 10.95 V. The 28-ms time period is controlled by the capacitor C3. The value of 2.2 μ F provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 28 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, V_01 and V_02 , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively. V_{TRK} , V_01 , and V_02 are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 29. Power down is normally complete before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the Auto-Track slew rate capability.

Notes on Use of Auto-Track[™]

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V_I.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V_I). When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied.

PTH08T230W, PTH08T231W

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011




Figure 27. Sequenced Power Up and Power Down Using Auto-Track

 \uparrow





Figure 28. Simultaneous Power Up With **Auto-Track Control**



0

Figure 29. Simultaneous Power Down With **Auto-Track Control**

Texas

www.ti.com

INSTRUMENTS



www.ti.com

Prebias Startup Capability

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, these types of modules can sink as well as source output current.

The PTH family of power modules incorporate synchronous rectifiers, but does not sink current during startup⁽¹⁾, or whenever the Inhibit pin is held low. However, to ensure satisfactory operation of this function, certain conditions must be maintained⁽²⁾. Figure 31 shows an application demonstrating the prebias startup capability. The startup waveforms are shown in Figure 30. Note that the output current (I_0) is negligible until the output voltage rises above the voltage backfed through the intrinsic diodes.

The prebias start-up feature is not compatible with Auto-Track. When the module is under Auto-Track control, it sinks current if the output voltage is below that of a back-feeding source. To ensure a pre-bias hold-off one of two approaches must be followed when input power is applied to the module. The Auto-Track function must either be disabled⁽³⁾, or the module's output held off (for at least 50 ms) using the Inhibit pin. Either approach ensures that the Track pin voltage is above the set-point voltage at start up.

- 1. Startup includes the short delay (approximately 10 ms) prior to the output voltage rising, followed by the rise of the output voltage under the module's internal soft-start control. Startup is complete when the output voltage has risen to either the set-point voltage or the voltage at the Track pin, whichever is lowest.
- 2. To ensure that the regulator does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the output voltage *throughout* the power-up and power-down sequence.
- 3. The Auto-Track function can be disabled at power up by immediately applying a voltage to the module's Track pin that is greater than its set-point voltage. This can be easily accomplished by connecting the Track pin to V₁.




Figure 30. Prebias Startup Waveforms



SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011




Figure 31. Application Circuit Demonstrating Prebias Startup


PTH08T230W, PTH08T231W



SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

www.ti.com







Page

SLTS265L-NOVEMBER 2005-REVISED AUGUST 2011

REVISION HISTORY

Changes from Revision J (JUNE 2009) to Revision K

Changed from: "When using the PTH08T231W without the TurboTrans feature, the maximum amount of capacitance is TBD μF of ceramic type." to: "When using the PTH08T231W without the TurboTrans feature, the maximum amount of capacitance is 5000 μF of ceramic type."

REVISION HISTORY

C	hanges from Revision K (JUNE 2010) to Revision L	Page
•	Changed made Figure 25 viewable	27
•	Changed made Figure 26 viewable	27



19-Dec-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTH08T230WAD	ACTIVE	Through- Hole Module	ECL	10	36	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type	-40 to 85		Samples
PTH08T230WAS	ACTIVE	Surface Mount Module	ECM	10	36	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH08T230WAST	ACTIVE	Surface Mount Module	ECM	10	250	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH08T230WAZ	ACTIVE	Surface Mount Module	BCM	10	36	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH08T230WAZT	ACTIVE	Surface Mount Module	BCM	10	250	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH08T231WAD	ACTIVE	Through- Hole Module	ECL	10	36	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type	-40 to 85		Samples
PTH08T231WAS	ACTIVE	Surface Mount Module	ECM	10	36	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH08T231WAZ	ACTIVE	Surface Mount Module	BCM	10	36	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH08T231WAZT	ACTIVE	Surface Mount Module	BCM	10	250	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



19-Dec-2019

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA



TEXAS INSTRUMENTS www.ti.com


MECHANICAL DATA



- Β. This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 ($\pm 0,76$ mm). D. 3 place decimals are ± 0.010 ($\pm 0,25$ mm).
- Ε. Recommended keep out area for user components.
- Power pin connection should utilize two or more vias F. to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. This is a lead-free solder ball design. Finish: Tin (100%) over Nickel plate Solder ball: 96.5 Sn/3.0 Ag/0.5 Cu
- J. Dimension prior to reflow solder.



MECHANICAL DATA



- Paste screen thickness: 0.006 (0,15).
 - H. Pad type: Solder mask defined.

 - I. All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate Solder Ball - See product data sheet.
 - J. Dimension prior to reflow solder.
- TEXAS INSTRUMENTS www.ti.com

C. 2 place decimals are ± 0.030 ($\pm 0,76$ mm). D. 3 place decimals are ± 0.010 ($\pm 0,25$ mm).

Recommended keep out area for user components. Power pin connection should utilize two or more vias

ground and output pin (or the electrical equivalent).

to the interior power plane of 0.025 (0,63) I.D. per input,

Ε.

F.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated