



Sample &

Buy







LMV116, LMV118

SNOSA87C-OCTOBER 2003-REVISED OCTOBER 2016

LMV11x Low-Voltage, 45-MHz, Rail-To-Rail Output Operational Amplifiers With Shutdown Option

#### **Features** 1

- -3-dB BW 45 MHz
- Supply Voltage Range 2.7 V to 12 V
- Slew Rate 40 V/µs
- Supply Current 600 µA
- Power Down Supply Current 15 µA
- Output Short Circuit Current 32 mA
- Linear Output Current ±20 mA
- Input Common Mode Voltage -0.3 V to 1.7 V
- Output Voltage Swing 20 mV from Rails
- Input Voltage Noise 40 nV/VHz
- Input Current Noise 0.75 pA/VHz

#### 2 Applications

- High-Speed Clock Buffer/Driver
- Active Filters
- High-Speed Portable Devices
- Multiplexing Applications (LMV118)
- **Current Sense Amplifier**
- High-Speed Transducer Amplifier

### 3 Description

The LMV116 (single) rail-to-rail output voltage feedback amplifiers offer high-speed (45 MHz), and low-voltage operation (2.7 V) in addition to micropower shutdown capability (LMV118).

Output voltage range extends to within 20 mV of either supply rail, allowing wide dynamic range especially in low voltage applications. Even with low supply current of 600 µA, output current capability is kept at a respectable ±20 mA for driving heavier loads. Important device parameters such as BW, slew rate. and output current are kept relatively independent of the operating supply voltage by a combination of process enhancements and design architecture.


For portable applications, the LMV118 provides shutdown capability while keeping the turnoff current to 15  $\mu$ A. Both turnon and turnoff characteristics are well behaved with minimal output fluctuations during transitions, thus the device can be used in powersaving mode, as well as multiplexing applications. Miniature packages (5-pin and 6-pin SOT-23) are further means to ease the adoption of these lowpower, high-speed devices in applications where board area is at a premium.

Device mormation.				
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOT-23 (5)	2.90 mm × 1.60 mm		
LMV116	SOT-23 (6)	2.90 mm × 1.60 mm		
	SOT-23 (5)	2.90 mm × 1.60 mm		
LMV118	SOT-23 (6)	2.90 mm × 1.60 mm		

Device Information(1)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application**





Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: 2.7 V 5
	6.6	Electrical Characteristics: 5 V 6
	6.7	Electrical Characteristics: ±5 V 7
	6.8	Typical Characteristics 8
7	Deta	ailed Description 12
	7.1	Overview 12
	7.2	Functional Block Diagram 12
	7.3	Feature Description 12

	7.4	Device Functional Modes 13
8	Арр	lication and Implementation15
	8.1	Application Information 15
	8.2	Typical Application: 2.7-V Single Supply 2:1 MUX 15
9	Pow	er Supply Recommendations16
10	Lay	out 17
	10.1	Layout Guidelines 17
	10.2	Layout Example 17
11	Dev	ice and Documentation Support 18
	11.1	Related Documentation 18
	11.2	Related Links 18
	11.3	Receiving Notification of Documentation Updates 18
	11.4	Community Resources 18
	11.5	Trademarks 18
	11.6	Electrostatic Discharge Caution 18
	11.7	Glossary 18
12		hanical, Packaging, and Orderable
	Info	rmation 18


### **4** Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (May 2013) to Revision C	Page
•	Added Device Information and Pin Configuration and Functions sections, ESD Ratings and Thermal Information tables, Functional Block Diagram, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	1
•	Changed R <sub>0JA</sub> from 265°C/W to 182.7°C/W	4
C	hanges from Revision A (May 2013) to Revision B	Page
•	Changed layout of National Semiconductor data sheet to TI format	17



# 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN		10	DESCRIPTION	
NAME	LMV116	LMV118	I/O	DESCRIPTION	
+IN	3	3	Input	Non-inverting input	
–IN	4	4	Input	Inverting input	
OUTPUT	1	1	Output	Output	
SD	_	5	Input	Shutdown input. Active high, must be tied to V- with resistor for normal operation.	
V+	5	6	Power	Positive (highest) power supply	
V–	2	2	Power	Negative (lowest) power supply	

TEXAS INSTRUMENTS

www.ti.com

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage (V <sup>+</sup> - V <sup>-</sup> )			12.6	V
Voltage at INPUT and OUTPUT p	ins	V <sup>-</sup> -0.8	V <sup>+</sup> + 0.8	V
Dutput short-circuit duration		See	See <sup>(3)</sup> , <sup>(4)</sup>	
Junction temperature <sup>(5)</sup>	150		°C	
	Infrared or convection (20 seconds)		235	°C
Soldering information	Wave soldering lead temperature (10 seconds)		260	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the TI Sales Office/ Distributors for availability and specifications.

(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(4) Output short circuit duration is infinite for V<sub>S</sub> < 6 V at room temperature and below. For V<sub>S</sub> > 6 V, allowable short circuit duration is 1.5 ms.

(5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

#### 6.2 ESD Ratings

			VALUE	UNIT
v		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(E</sub>	<sub>(SD)</sub> Electrostatic discharge	Machine model	±200	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage $(V^+ - V^-)$	2.5	12	V
Temperature <sup>(1)</sup>	-40	85	°C

(1) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

#### 6.4 Thermal Information

		LMV116	LMV118	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23	) DBV (SOT-23)	UNIT
		5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.7	182.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	139.9	139.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.4	41.4	°C/W
ΨJT	Junction-to-top characterization parameter	28.5	28.5	°C/W
ΨJB	Junction-to-board characterization parameter	40.9	40.9	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



### 6.5 Electrical Characteristics: 2.7 V

Unless otherwise specified, all limits apply for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7 \text{ V}$ ,  $V^- = 0 \text{ V}$ ,  $V_{CM} = V_O = V^+ / 2$ , and  $R_F = 2 \text{ k}\Omega$ , and  $R_L = 1 \ k\Omega$  to  $V^+ / 2$ .

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	<b>TYP</b> <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
		$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 1.7 \text{ V}$		±1	±5	mV
V <sub>OS</sub>	Input offset voltage	$0 V \le V_{CM} \le 1.7 V$ -40°C to 85°C			±6	
TC V <sub>OS</sub>	Input offset average drift	See <sup>(3)</sup>		±5		μV/C
		See <sup>(4)</sup>	-2	-0.4		٨
IB	Input bias current	See <sup>(4)</sup> , -40°C to 85°C	-2.2			μA
l <sub>OS</sub>	Input offset current			1	500	nA
CMRR	Common mode rejection ratio	V <sub>CM</sub> stepped from 0 V to 1.55 V	73	88		dB
PSRR	Power supply rejection ratio	$V^+ = 2.7 V \text{ to } 3.7 V \text{ or } V^- = 0 V \text{ to } -1 V$	72	85		dB
R <sub>IN</sub>	Common mode input resistance			3		MΩ
C <sub>IN</sub>	Common mode input capacitance			2		pF
	Input common-mode voltage	CMRR ≥ 50 dB	-0.3		1.7	
CMVR	range	CMRR ≥ 50 dB, –40°C to 85°C	-0.1			V
•		V <sub>O</sub> = 0.35 V to 2.35 V	73	87		dB
A <sub>VOL</sub>	Large signal voltage gain	V <sub>O</sub> = 0.35 V to 2.35 V, -40°C to 85°C	70			dB
	O dand and in this	$R_L = 1 k\Omega$ to V <sup>+</sup> /2	2.55	2.66		
、 <i>,</i>	Output swing high	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		2.68		V
Vo		$R_L = 1 \ k\Omega$ to V <sup>+</sup> /2	150	40		mV
	Output swing low	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		20		
		Sourcing to V <sup>-</sup> V <sub>ID</sub> = 200 mV <sup>(5)</sup>	25	35		
I <sub>SC</sub>	Output short-circuit current	Sinking to V <sup>+</sup> V <sub>ID</sub> = -200 mV <sup>(5)</sup>	25	32		mA
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> = 0.5 V from rails		±20		mA
	Querral	Normal operation		600	900	•
ls	Supply current	Shutdown mode (LMV118)		15	50	μA
SR	Slew rate <sup>(6)</sup>	$A_V = +1, V_O = 1 V_{PP}$		40		V/µs
BW	-3 dB BW	$A_V = +1, V_{OUT} = 200 \text{ mV}_{PP}$		45		MHz
_		f = 100 kHz		40		···)////
en	Input-referred voltage noise	f = 1 kHz		60		nV/√Hz
	have the formed as more than in a	f = 100 kHz		0.75		- A / / I I -
İn	Input-referred current noise	f = 1 kHz		1.2		pA/√Hz
t <sub>on</sub>	Turnon time (LMV118)			250		ns
t <sub>off</sub>	Turnoff time (LMV118)			560		ns
TH <sub>SD</sub>	Shutdown threshold (LMV118)	I <sub>S</sub> ≤ 50 μA		1.95	2.3	V
I <sub>SD</sub>	SHUTDOWN pin input current (LMV118)	See <sup>(4)</sup>		-20		μA

All limits are specified by testing or statistical analysis. (1)

(2) Typical values represent the most likely parametric norm.
 (3) Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.
 (4) Positive current corresponds to current flowing into the device.

Short-circuit test is a momentary test. See Absolute Maximum Ratings, note 4. (5)

(6) Slew rate is the average of the rising and falling slew rates.

#### LMV116, LMV118

SNOSA87C-OCTOBER 2003-REVISED OCTOBER 2016



www.ti.com

#### 6.6 Electrical Characteristics: 5 V

Unless otherwise specified, all limits apply for  $T_J = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = 0 V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_F = 2 k\Omega$ , and  $R_L = 1 k\Omega$ to V+/2.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	<b>TYP</b> <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
		0 V ≤ V <sub>CM</sub> ≤ 1.7 V		±1	±5	
V <sub>OS</sub>	Input offset voltage	0 V ≤ V <sub>CM</sub> ≤ 1.7 V -40°C to 85°C			±6	mV
TC V <sub>OS</sub>	Input offset average drift	See <sup>(3)</sup>		±5		μV/C
		See <sup>(4)</sup>	-2	-0.4		
IB	Input bias current	See <sup>(4)</sup> , -40°C to 85°C	-2.2			μA
l <sub>os</sub>	Input offset current			1	500	nA
CMRR	Common mode rejection ratio	V <sub>CM</sub> stepped from 0 V to 3.8 V	77	85		dB
PSRR	Power supply rejection ratio	$V^+ = 5 V \text{ to } 6 V \text{ or } V^- = 0 V \text{ to } -1 V$	72	95		dB
R <sub>IN</sub>	Common mode input resistance			3		MΩ
C <sub>IN</sub>	Common mode input capacitance			2		pF
	Input common-mode voltage	CMRR ≥ 50 dB	-0.3		4	.,
CMVR	range	CMRR ≥ 50 dB, –40°C to 85°C	-0.1			V
		V <sub>O</sub> = 1.5 V to 3.5 V	73	87		
A <sub>VOL</sub>	Large signal voltage gain	V <sub>O</sub> = 1.5 V to 3.5 V, -40°C to 85°C	70			dB
		$R_L = 1 k\Omega$ to V <sup>+</sup> /2	4.8	4.95		V
.,	Output swing high	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		4.98		V
Vo		$R_L = 1 \ k\Omega$ to V <sup>+</sup> /2	200	50		— mV
	Output swing low	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		20		
		Sourcing to V <sup>-</sup> V <sub>ID</sub> = 200 mV <sup>(5)</sup>	35	45		
I <sub>SC</sub>	Output short-circuit current	Sinking to V <sup>+</sup> V <sub>ID</sub> = -200 mV <sup>(5)</sup>	35	43		mA
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> = 0.5 V from rails		±20		mA
	Supply aurrent	Normal operation		600	900	
ls	Supply current	Shutdown mode (LMV118)		10	50	μA
SR	Slew rate <sup>(6)</sup>	$A_V = +1, V_O = 1 V_{PP}$		40		V/µs
BW	-3 dB BW	$A_V = +1, V_{OUT} = 200 \text{ mV}_{PP}$		45		MHz
-		f = 100 kHz		40		···)////
en	Input-referred voltage noise	f = 1 kHz		60		nV/√Hz
:		f = 100 kHz		0.75		·· A /· / I I =
İn	Input-referred current noise	f = 1 kHz		1.2		pA/√Hz
t <sub>on</sub>	Turnon time (LMV118)			210		ns
t <sub>off</sub>	Turnoff time (LMV118)			500		ns
TH <sub>SD</sub>	Shutdown threshold (LMV118)	I <sub>S</sub> ≤ 50 μA		4.25	4.6	V
I <sub>SD</sub>	SHUTDOWN pin input current (LMV118)	See <sup>(4)</sup>		-20		μA

(1)

All limits are specified by testing or statistical analysis. Typical values represent the most likely parametric norm. (2)

(3) Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

(4)

Positive current corresponds to current flowing into the device. Short-circuit test is a momentary test. See *Absolute Maximum Ratings*, note 4. (5)

(6) Slew rate is the average of the rising and falling slew rates.



### 6.7 Electrical Characteristics: ±5 V

Unless otherwise specified, all limits apply for  $T_J = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = -5 V$ ,  $V_{CM} = V_O = 0 V$ , and  $R_F = 2 k\Omega$ , and  $R_L = 1 k\Omega$ to V+/2.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	<b>TYP</b> <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
		0 V ≤ V <sub>CM</sub> ≤ 1.7 V		±1	±5	
V <sub>OS</sub>	Input offset voltage	0 V ≤ V <sub>CM</sub> ≤ 1.7 V -40°C to 85°C			±6	mV
TC V <sub>OS</sub>	Input offset average drift	See <sup>(3)</sup>		±5		μV/C
	Input biog ourrent	See <sup>(4)</sup>	-2	-0.4		
I <sub>B</sub>	Input bias current	See <sup>(4)</sup> , -40°C to 85°C	-2.2			μA
l <sub>os</sub>	Input offset current			3	500	nA
CMRR	Common mode rejection ratio	$V_{CM}$ stepped from 0 V to 3.8 V	78	104		dB
PSRR	Power supply rejection ratio	$V^+ = 5 V$ to 6 V or $V^- = 0 V$ to $-1 V$	72	95		dB
R <sub>IN</sub>	Common mode input resistance			3		MΩ
C <sub>IN</sub>	Common mode input capacitance			2		pF
CMVR	lanut common mode veltage ronge	CMRR ≥ 50 dB	-5.3		4	V
CIVIVR	Input common-mode voltage range	CMRR ≥ 50 dB, –40°C to 85°C	-5.1			v
^		$V_{O} = 1.5 \text{ V} \text{ to } 3.5 \text{ V}$	74	85		dB
A <sub>VOL</sub>	Large signal voltage gain	$V_{O} = 1.5 \text{ V to } 3.5 \text{ V}, -40^{\circ}\text{C to } 85^{\circ}\text{C}$	71			uБ
	Output owing high	$R_L = 1 \ k\Omega$ to V <sup>+</sup> /2	4.7	4.92		V
V	Output swing high	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		4.97		v
Vo	Output outing low	$R_L = 1 \ k\Omega$ to V <sup>+</sup> /2	-4.7	-4.92		V
	Output swing low	$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		-4.98	V	v
	Output short-circuit current	Sourcing to V <sup>-</sup> V <sub>ID</sub> = 200 mV <sup>(5)</sup>	40	57		٣A
I <sub>SC</sub>	Ouput short-circuit current	Sinking to V <sup>+</sup> V <sub>ID</sub> = -200 mV <sup>(5)</sup>	40	54		mA
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> = 0.5 V from rails		±20		mA
1.	Supply current	Normal operation		600	900	μA
ls		Shutdown mode (LMV118)		15	50	μA
SR	Slew rate <sup>(6)</sup>	$A_V = 1, V_O = 1 V_{PP}$		35		V/µs
BW	-3 dB BW	$A_V = 1$ , $V_{OUT} = 200 \text{ mV}_{PP}$		45		MHz
•	Input-referred voltage noise	f = 100 kHz		40		nV/√ <del>Hz</del>
e <sub>n</sub>	input-referred voltage holse	f = 1 kHz		60		
	Input referred ourrent poins	f = 100 kHz		0.75		pA/√Hz
İn	Input-referred current noise	f = 1 kHz		1.2		
t <sub>on</sub>	Turnon time (LMV118)			200		ns
t <sub>off</sub>	Turnoff time (LMV118)			700		ns
TH <sub>SD</sub>	Shutdown threshold (LMV118)	I <sub>S</sub> ≤ 50 μA		4.25	4.6	V
I <sub>SD</sub>	SHUTDOWN pin input current (LMV118)	See <sup>(4)</sup>		-20		μA

(1)

Typical values represent the most likely parametric norm. Offset voltage average drift determined by dividing the change in V<sub>OS</sub>. All limits are specified by testing or statistical analysis. (2)

(3) at temperature extremes into the total temperature change.

(4)

Positive current corresponds to current flowing into the device. Short-circuit test is a momentary test. See *Absolute Maximum Ratings*, note 4. (5)

(6) Slew rate is the average of the rising and falling slew rates.

#### LMV116, LMV118


SNOSA87C-OCTOBER 2003-REVISED OCTOBER 2016

TEXAS INSTRUMENTS

www.ti.com

#### 6.8 Typical Characteristics


At  $T_J = 25^{\circ}$ C. Unless otherwise specified.





#### **Typical Characteristics (continued)**

At T<sub>J</sub> = 25°C. Unless otherwise specified.



#### LMV116, LMV118

SNOSA87C-OCTOBER 2003-REVISED OCTOBER 2016


**STRUMENTS** 

www.ti.com

EXAS


### **Typical Characteristics (continued)**


At  $T_J = 25^{\circ}$ C. Unless otherwise specified.





### **Typical Characteristics (continued)**





TEXAS INSTRUMENTS

### 7 Detailed Description


### 7.1 Overview

The LMV116 and LMV118 are based on TI's proprietary VIP10 dielectrically isolated bipolar process.

The LMV116 and LMV118 architecture features the following:

- Complementary bipolar devices with exceptionally high f<sub>t</sub> (approximately 8 GHz) even under low supply voltage (2.7 V) and low collector bias current.
- Common emitter push-pull output stage capable of 20-mA output current (at 0.5 V from the supply rails) while consuming only 600  $\mu$ A of total supply current. This architecture allows output to reach within milli-volts of either supply rail at light loads.
- Consistent performance from any supply voltage (2.7 V to 10 V) with little variation with supply voltage for the most important specifications (for example, BW, SR, I<sub>OUT</sub>, etc.)

# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# 7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (+IN) and an inverting input (-IN). The amplifier amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp  $V_{OUT}$  is given by Equation 1:

 $V_{OUT} = A_{VOL} (+IN - -IN)$ 

where

 $A_{VOL}$  is the open-loop gain of the amplifier, typically around 85 dB.

(1)



#### 7.4 Device Functional Modes

#### 7.4.1 Quasi-Saturated State

When the output swing approaches either supply rail, the output transistor enters a quasi-saturated state. A subtle effect of this operational region is that there is an increase in supply current in this state (up to 1 mA). The onset of quasi-saturation region is a function of output loading (current) and varies from 100 mV at no load to about 1 V when output is delivering 20 mA, as measured from supplies. Both input common mode voltage and output voltage level affect the supply current (see *Typical Characteristics* for plot).

#### 7.4.2 Micro-Power Shutdown

The LMV118 can be shut down to save power and reduce its supply current to less than the 50  $\mu$ A specified by applying a voltage to the SD pin. The SD pin is *active high* and needs to be tied to V<sup>-</sup> for normal operation. This input is low current (< 20- $\mu$ A, 4-pF equivalent capacitance) and a resistor to V<sup>-</sup> (≤ 20 k $\Omega$ ) results in normal operation. Shutdown is specified when SD pin is 0.4 V or less from V<sup>+</sup> at any operating supply voltage and temperature.

In the shutdown mode, essentially all internal device biasing is turned off in order to minimize supply current flow, and the output goes into Hi-Z (high impedance) mode. Complete device turnon and turnoff times vary considerably relative to the output loading conditions, output voltage, and input impedance, but is generally limited to less than 1  $\mu$ s (see *Electrical Characteristics: 2.7 V, Electrical Characteristics: 5 V*, and *Electrical Characteristics: ±5 V*)

During shutdown, the input stage has an equivalent circuit as shown in Figure 20.




Figure 20. Input Stage Shutdown Equivalent Circuit

As can be seen from Figure 20, in shutdown there may be current flow through the internal diodes shown, caused by input potential, if present. This current may flow through the external feedback resistor and result in an apparent output signal. In most shutdown applications the presence of this output is inconsequential. However, if the output is *forced* by another device such as in a multiplexer, the other device must conduct the current described in order to maintain the output potential.

To keep the output at or near ground during shutdown when there is no other device to hold the output low, a switch (transistor) could be used to shunt the output to ground. Figure 21 shows a circuit where a NPN bipolar is used to keep the output near ground (approximately 80 mV):



#### **Device Functional Modes (continued)**




Figure 21. Active Pulldown Schematic

Figure 22 shows the output waveform.




Figure 22. Output Held Low by Active Pulldown Circuit

If bipolar transistor power dissipation is not tolerable, the switch can be done by an N-channel enhancement-mode MOSFET.



#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LMV11x rail-to-rail output voltage feedback amplifiers offer high-speed (45 MHz) operation with low input voltage (2.7 V). Output voltage range extends to within 20 mV of either supply rail, allowing wide dynamic range especially in low voltage applications. Even with low supply current of 600  $\mu$ A, output current capability is kept at a respectable ±20 mA. For portable applications, the LMV118 provides shutdown capability while keeping the turnoff current to 15  $\mu$ A. Both turnon and turnoff characteristics are well behaved with minimal output fluctuations during transitions which enables the use of LMV118 in multiplexing applications.

#### 8.2 Typical Application: 2.7-V Single Supply 2:1 MUX

The schematic shown in Figure 23 functions as a 2:1 MUX operating on a single 2.7-V power supply, by utilizing the shutdown feature of the LMV118. Select input signal is connected to the shutdown pin of the first LMV118 through 74HC04 inverter. This signal is connected to the shutdown pin of the second LMV118 through another inverter. With this setup one of the LMV118 operational amplifiers is always in shutdown mode while the other is in active mode.




Figure 23. 2:1 MUX Operating Off a 2.7-V Single Supply

#### Typical Application: 2.7-V Single Supply 2:1 MUX (continued)

#### 8.2.1 Design Requirements

For typical operational-amplifier applications, use the parameters listed in Table 1.

DESIGN PARAMETER	EXAMPLE VALUE						
Supply voltage	2.7 V						
Linear output current	±20 mA (typical)						
PSRR	85 dB (typical)						

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

It is important to carefully select the values of the external resistors. Choosing large valued external resistors affects the closed-loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower diminishes this interaction. On the other hand, choosing very low-value resistors could load down nodes and contribute to higher overall power dissipation.

#### 8.2.3 Application Curve

Figure 24 shows the MUX output when selecting between a 1-MHz sine and a 250-kHz triangular waveform.

As can be seen in Figure 24, the output is well behaved, and there are no spikes or glitches due to the switching. Switching times are approximately around 500 ns based on the time when the output is considered *valid*.




Figure 24. 2:1 MUX Output

#### 9 Power Supply Recommendations

The LMV11x is specified for operation from 2.7 V to 12 V ( $\pm$ 1.35 V to  $\pm$ 6 V) over a –40°C to +85°C temperature range. For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines it is suggested that 100-nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V+ and V– supply leads. For dual supplies, place one capacitor between V+ and ground, and one capacitor between V– and ground.



#### 10 Layout

#### 10.1 Layout Guidelines

Generally, a good high-frequency layout keeps power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground cause frequency response peaking and possible circuit oscillations (see *OA-15 Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers* for more information).

TI suggests the following evaluation boards as a guide for high-frequency layout and as an aid in device testing and characterization:

DEVICE	PACKAGE	<b>EVALUATION BOARD P/N</b>		
LMV116	SOT-23-5	CLC730068		
LMV118	SOT-23-6	CLC730116		

#### 10.2 Layout Example




Figure 25. LMV116/LMV118 Layout

TEXAS INSTRUMENTS

www.ti.com

### **11** Device and Documentation Support

#### 11.1 Related Documentation

For additional information, see the following:

OA-15 Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers

#### 11.2 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY							
LMV116	Click here	Click here	Click here	Click here	Click here							
LMV118	Click here	Click here	Click here	Click here	Click here							

### Table 2. Related Links

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	.,			
LMV116MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV116MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV118MF/NOPB	ACTIVE	SOT-23	DBV	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples
LMV118MFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV116MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV116MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

29-Oct-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV116MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMV116MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMV118MF/NOPB	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMV118MFX/NOPB	SOT-23	DBV	6	3000	208.0	191.0	35.0


# **DBV0006A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.This drawing is subject to change without notice.Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# **DBV0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0005A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated