

CY91460S series is a line of general-purpose 32-bit RISC microcontrollers designed for embedded control applications which require high-speed real-time processing, such as consumer devices and on-board vehicle systems. This series uses the FR60 CPU, which is compatible with the FR family of CPUs.

This series contains the LIN-USART, CAN and APIX® controllers.

## Features

### FR60 CPU core

- 32-bit RISC, load/store architecture, five-stage pipeline
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed: 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions: Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C language
- Register interlock function: Facilitating assembly-language coding
- Built-in multiplier with instruction-level support
  - Signed 32-bit multiplication: 5 cycles
  - Signed 16-bit multiplication: 3 cycles
- Interrupts (save PC/PS) : 6 cycles (16 priority levels)
- Harvard architecture enabling program access and data access to be performed simultaneously
- Instructions compatible with the FR family

### Internal peripheral resources

- General-purpose ports : Maximum 133 ports
- DMAC (DMA Controller)
  - Maximum of 5 channels able to operate simultaneously.
  - 2 transfer sources (internal peripheral/software)
  - Activation source can be selected using software.
  - Addressing mode specifies full 32-bit addresses (increment/decrement/fixed)
  - Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
  - Transfer data size selectable from 8/16/32-bit
  - Multi-byte transfer enabled (by software)
  - DMAC descriptor in I/O areas ( $200_{H}$  to  $240_{H}$ ,  $1000_{H}$  to  $1024_{H}$ )
- A/D converter (successive approximation type)
  - 10-bit resolution: 16 channels
  - Conversion time: minimum 1  $\mu$ s
- External interrupt inputs : 16 channels
  - Shares the CAN RX pin and I<sup>2</sup>C SDA pin
- Bit search module (for REALOS)
  - Function to search from the MSB (most significant bit) for the position of the first "0", "1", or changed bit in a word

- LIN-USART (full duplex double buffer): 6 channels
  - Clock synchronous/asynchronous selectable
  - Sync-break detection
  - Internal dedicated baud rate generator
- I<sup>2</sup>C bus interface (supports 400 kbps): 3 channels
  - Master/slave transmission and reception
  - Arbitration function, clock synchronization function
- CAN controller (C-CAN): 2 channels
  - Maximum transfer speed: 1 Mbps
  - 32 transmission/reception message buffers
- APIX® controller
  - APIX® link (105Mbit / 6Mbit): 1 channel
  - Automotive Interconnect links (5Mbit / 6Mbit): 2 links
- Sound generator : 1 channel
  - Tone frequency : PWM frequency divide-by-two (reload value + 1)
- Alarm comparator : 1 channel
  - Monitor external voltage
  - Generate an interrupt in case of voltage lower/higher than the defined thresholds (reference voltage)
- 16-bit PPG timer : 16 channels
- 16-bit PFM timer : 1 channel
- 16-bit reload timer: 8 channels
- 16-bit free-run timer: 8 channels (1 channel each for ICU and OCU)
- Input capture: 8 channels (operates in conjunction with the free-run timer)
- Output compare: 4 channels (operates in conjunction with the free-run timer)
- Up/Down counter: 4 channels (4x8-bit or 2x16 bit)
- Watchdog timer
- Real-time clock
- Low-power consumption modes : Sleep/stop mode function
- Low voltage detection circuit
- Clock monitor
- Clock supervisor
  - Monitors the sub-clock (32 kHz) and the main clock (4 MHz), and switches to a recovery clock (CR oscillator, etc.) when the oscillations stop.

- Clock modulator \*
- Sub-clock calibration  
Corrects the real-time clock timer when operating with the 32 kHz or CR oscillator
- Main oscillator stabilization timer
  - Generates an interrupt in sub-clock mode after the stabilization wait time has elapsed on the 23-bit stabilization wait time counter
- Sub-oscillator stabilization timer
  - Generates an interrupt in main clock mode after the stabilization wait time has elapsed on the 15-bit stabilization wait time counter

\*: The clock modulator is currently being evaluated and should not be used for other purpose than testing.

Note: APIX® is a registered mark of INOVA Semiconductors GmbH

#### Package and technology

- Package : LQFP-176
- CMOS 0.18  $\mu$ m technology
- Power supply range 3 V to 5 V (1.8 V internal logic provided by a step-down voltage converter)
- Operating temperature range: between -40°C and +105°C

## Contents

<b>Product Lineup .....</b>	<b>4</b>
<b>Pin Assignment .....</b>	<b>6</b>
CY91F467SA .....	6
<b>Pin Description .....</b>	<b>7</b>
CY91F467SA .....	7
<b>I/O Circuit Types .....</b>	<b>15</b>
<b>Handling Devices .....</b>	<b>21</b>
Preventing Latch-up .....	21
Handling of unused input pins .....	21
Power supply pins .....	21
Crystal oscillator circuit .....	21
Notes on using external clock .....	21
Mode pins (MD_X) .....	22
Notes on operating in PLL clock mode .....	22
Pull-up control .....	22
Notes on PS register .....	22
<b>Notes on Debugger .....</b>	<b>23</b>
Execution of the RETI Command .....	23
Break function .....	23
Operand break .....	23
<b>Block Diagram .....</b>	<b>24</b>
CY91F467SA .....	24
<b>CPU and Control Unit .....</b>	<b>25</b>
Features .....	25
Internal architecture .....	25
Programming model .....	26
Registers .....	27
<b>Embedded Program/Data Memory (Flash) .....</b>	<b>30</b>
Flash features .....	30
Operation modes .....	30
Flash access in CPU mode .....	31
Parallel Flash programming mode .....	33
Flash Security .....	35
<b>APIX® Controller .....</b>	<b>38</b>
Overview .....	38
Automotive Remote Handler .....	39
APIX® PHY Configuration .....	51
DMA transfer request .....	53
Automotive Interconnect Pins .....	54
USECASES .....	55
<b>Memory Space .....</b>	<b>58</b>
<b>Memory Maps .....</b>	<b>59</b>
CY91F467SA .....	59
<b>I/O Map .....</b>	<b>60</b>
CY91F467SA .....	60
Flash memory and external bus area .....	88
<b>Interrupt Vector Table .....</b>	<b>90</b>
<b>Recommended Settings .....</b>	<b>95</b>
PLL and Clockgear settings .....	95
Clock Modulator settings .....	96
<b>Electrical Characteristics .....</b>	<b>102</b>
Absolute maximum ratings .....	102
Recommended operating conditions .....	104
DC characteristics .....	106
A/D converter characteristics .....	110
Alarm comparator characteristics .....	114
FLASH memory program/erase characteristics .....	115
AC characteristics .....	116
<b>Ordering Information .....</b>	<b>138</b>
<b>Package Dimension .....</b>	<b>139</b>
<b>Revision History .....</b>	<b>140</b>
<b>Major Changes .....</b>	<b>141</b>
<b>Document History .....</b>	<b>143</b>

## 1. Product Lineup

Feature	CY91V460B	CY91F467SA
Max. core frequency (CLKB)	80MHz	100MHz
Max. resource frequency (CLKP)	40MHz	50MHz
Max. external bus freq. (CLKT)	40MHz	50MHz
Max. CAN frequency (CLKCAN)	20MHz	40MHz
Max. FlexRay frequency (SCLK)	-	-
Technology	0.35µm	0.18µm
Watchdog	yes	yes
Watchdog (RC osc. based)	yes (disengageable)	yes
Bit Search	yes	yes
Reset input (INITX)	yes	yes
Hardware Standby input (HSTX)	yes	no
Clock Modulator	yes	yes
Clock Monitor	yes	yes
Low Power Mode	yes	yes
DMA	5 ch	5 ch
MAC (µDSP)	no	no
MMU/MPU	MPU (16 ch) <sup>1)</sup>	MPU (8 ch) <sup>1)</sup>
Flash	Emulation SRAM 32bit read data	1088 KByte
Satellite Flash	-	no
Flash Protection	-	yes
D-RAM	64 KByte	32 KByte
ID-RAM	64 KByte	32 KByte
Flash-Cache (Instruction cache)	16 KByte	8 KByte
Boot-ROM / BI-ROM	4 KByte fixed	4 KByte
RTC	1 ch	1 ch
Free Running Timer	8 ch	8 ch
ICU	8 ch	8 ch
OCU	8 ch	4 ch
Reload Timer	8 ch	8 ch
PPG 16-bit	16 ch	16 ch
PFM 16-bit	1 ch	1 ch
Sound Generator	1 ch	1 ch
Up/Down Counter (8/16-bit)	4 ch (8-bit) / 2 ch (16-bit)	4 ch (8-bit) / 2 ch (16-bit)

(Continued)

(Continued)


Feature	CY91V460B	CY91F467SA
C_CAN	6 ch (128msg)	2 ch (32msg)
LIN-USART	4 ch + 4 ch FIFO + 8 ch	2 ch + 4 ch FIFO
I <sup>2</sup> C (400k)	4 ch	3 ch
APIX®	-	2ch (1ch physical)
FR external bus	yes (32bit addr, 32bit data)	yes (24bit addr, 16bit data)
External Interrupts	16 ch	16 ch
NMI Interrupts	1 ch	1 ch
SMC	6 ch	-
LCD controller (40x4)	1 ch	-
ADC (10 bit)	32 ch	16 ch
Alarm Comparator	2 ch	1 ch
Supply Supervisor	yes	yes
Clock Supervisor	yes	yes
Main clock oscillator	4MHz	4MHz
Sub clock oscillator	32kHz	32kHz
RC Oscillator	100kHz	100kHz / 2MHz
PLL	x 20	x 25
DSU4	yes	-
EDSU	yes (32 BP) *1	yes (16 BP) *1
Supply Voltage	3V / 5V	3V / 5V
Regulator	yes	yes
Power Consumption	n.a.	< 1 W
Temperature Range (Ta)	0..70 C	-40..105 C
Package	BGA660	LQFP176
Power on to PLL run	< 20 ms	< 20 ms
Flash Download Time	n.a.	< 30 sec (2M)

\*1 : MPU channels use EDSU breakpoint registers (shared operation between MPU and EDSU).

## 2. Pin Assignment

### 2.1 CY91F467SA

(TOP VIEW)



### 3. Pin Description

#### 3.1 CY91F467SA

Pin no.	Pin name	I/O	I/O circuit type*	Function
2 to 5	P07_4 to P07_7	I/O	A	General-purpose input/output ports
	A4 to A7			Signal pins of external address bus (bit4 to bit7)
6 to 13	P06_0 to P06_7	I/O	A	General-purpose input/output ports
	A8 to A15			Signal pins of external address bus (bit8 to bit15)
14 to 21	P05_0 to P05_7	I/O	A	General-purpose input/output ports
	A16 to A23			Signal pins of external address bus (bit16 to bit23)
24 to 31	P01_0 to P01_7	I/O	A	General-purpose input/output ports
	D16 to D23			Signal pins of external data bus (bit16 to bit23)
32 to 39	P00_0 to P00_7	I/O	A	General-purpose input/output ports
	D24 to D31			Signal pins of external data bus (bit24 to bit31)
40 to 43	P09_0 to P09_3	I/O	A	General-purpose input/output ports
	CSX0 to CSX3			Chip select output pins
46	P10_0	I/O	A	General-purpose input/output port
	SYSCLK			External bus clock output pin
47	P10_1	I/O	A	General-purpose input/output port
	ASX			Address strobe output pin
48	P10_3	I/O	A	General-purpose input/output port
	WEX			Write enable output pin
49, 50	P08_0, P08_1	I/O	A	General-purpose input/output port
	WRX0, WRX1			External write strobe output pin
51	P08_4	I/O	A	General-purpose input/output port
	RDX			External read strobe output pin
52	P08_7	I/O	A	General-purpose input/output port
	RDY			External ready input pin
53	P24_7	I/O	A	General-purpose input/output port
	INT7			External interrupt input pin
54	P24_6	I/O	A	General-purpose input/output port
	INT6			External interrupt input pin
55	P24_5	I/O	C	General-purpose input/output port
	INT5			External interrupt input pin
	SCL2			I <sup>2</sup> C bus clock input/output pin

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
56	P24_4	I/O	C	General-purpose input/output port
	INT4			External interrupt input pin
	SDA2			I <sup>2</sup> C bus DATA input/output pin
57	P24_3	I/O	A	General-purpose input/output port
	INT3			External interrupt input pin
58	P24_2	I/O	A	General-purpose input/output port
	INT2			External interrupt input pin
59	P24_1	I/O	A	General-purpose input/output port
	INT1			External interrupt input pin
60	P20_0	I/O	A	General-purpose input/output port
	SIN2			Data input pin of USART2
	AIN0			Up/down counter input pin
61	P20_1	I/O	A	General-purpose input/output port
	SOT2			Data output pin of USART2
	BIN0			Up/down counter input pin
62	P20_2	I/O	A	General-purpose input/output port
	SCK2			Clock input/output pin of USART2
	ZIN0			Up/down counter input pin
	CK2			External clock input pin of free-run timer 2
63	P20_4	I/O	A	General-purpose input/output port
	SIN3			Data input pin of USART3
	AIN1			Up/down counter input pin
64	P20_5	I/O	A	General-purpose input/output port
	SOT3			Data output pin of USART3
	BIN1			Up/down counter input pin
65	P20_6	I/O	A	General-purpose input/output port
	SCK3			Clock input/output pin of USART3
	ZIN1			Up/down counter input pin
	CK3			External clock input pin of free-run timer 3
68	P23_0	I/O	A	General-purpose input/output port
	RX0			RX input/output pin of CAN0
	INT8			External interrupt input pin
69	P23_1	I/O	A	General-purpose input/output port
	TX0			TX output pin of CAN0

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
70	P23_2	I/O	A	General-purpose input/output port
	RX1			RX input/output pin of CAN1
	INT9			External interrupt input pin
71	P23_3	I/O	A	General-purpose input/output port
	TX1			TX output pin of CAN1
72	P16_7	I/O	A	General-purpose input/output port
	PPG15			PPG timer output pin
	ATGX			A/D converter external trigger input pin
73	P16_6	I/O	A	General-purpose input/output port
	PPG14			Output pin of PPG timer
	PFM			Pulse frequency modulator output pin
74	P16_5	I/O	A	General-purpose input/output port
	PPG13			Output pin of PPG timer
	SGO			SGO output pin of sound generator
75	P16_4	I/O	A	General-purpose input/output port
	PPG12			Output pin of PPG timer
	SGA			SGA output pin of sound generator
76	P16_3	I/O	A	General-purpose input/output port
	PPG11			Output pin of PPG timer
77	P16_2	I/O	A	General-purpose input/output port
	PPG10			Output pin of PPG timer
78	P16_1	I/O	A	General-purpose input/output port
	PPG9			Output pin of PPG timer
79	P16_0	I/O	A	General-purpose input/output port
	PPG8			Output pin of PPG timer
80	P17_7	I/O	A	General-purpose input/output port
	PPG7			Output pin of PPG timer
	TCKI1			AIC downlink clock of Apix® link1
81	P17_6	I/O	A	General-purpose input/output port
	PPG6			Output pin of PPG timer
	TDA11			AIC downlink data of Apix® link1

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
82	P17_5	I/O	A	General-purpose input/output port
	PPG5			Output pin of PPG timer
	TDA10			AIC downlink data of Apix® link1
83	P17_4	I/O	A	General-purpose input/output port
	PPG4			Output pin of PPG timer
84	P17_3	I/O	A	General-purpose input/output port
	PPG3			Output pin of PPG timer
85	P17_2	I/O	A	General-purpose input/output port
	PPG2			Output pin of PPG timer
	RDA11			AIC uplink data of Apix® link1
86	P17_1	I/O	A	General-purpose input/output port
	PPG1			Output pin of PPG timer
	RDA10			AIC uplink data of Apix® link1
87	P17_0	I/O	A	General-purpose input/output port
	PPG0			Output pin of PPG timer
	RCK1			AIC uplink clock of Apix® link1
90	MONCLK	O	M	Clock monitor pin
91	MD_3	I	G00	Fast clock input pin
92	X1	—	J1	Clock (oscillation) output
93	X0	—	J1	Clock (oscillation) input
95	X0A	—	J2	Sub clock (oscillation) input
96	X1A	—	J2	Sub clock (oscillation) output
97	INITX	I	H	External reset input pin
98	NMIX	I	H	Non-maskable interrupt input pin
100	SDINP		N1	Apix® uplink
101	SDINM		N1	Apix® uplink
102	SDOUTP		N2	Apix® downlink
103	SDOUTM		N2	Apix® downlink
112 to 114	MD_0 to MD_2	I	G01	Mode setting pins
115	P24_0	I/O	A	General-purpose input/output port
	INT0			External interrupt input pin

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
116	P19_0	I/O	A	General-purpose input/output port
	SIN4			Data input pin of USART4
117	P19_1	I/O	A	General-purpose input/output port
	SOT4			Data output pin of USART4
118	P19_2	I/O	A	General-purpose input/output port
	SCK4			Clock input/output pin of USART4
	CK4			External clock input pin of free-run timer 4
119	P19_4	I/O	A	General-purpose input/output port
	SIN5			Data input pin of USART5
120	P19_5	I/O	A	General-purpose input/output port
	SOT5			Data output pin of USART5
121	P19_6	I/O	A	General-purpose input/output port
	SCK5			Clock input/output pin of USART5
	CK5			External clock input pin of free-run timer 5
122	P18_0	I/O	A	General-purpose input/output port
	SIN6			Data input pin of USART6
	AIN2			Up/down counter input pin
123	P18_1	I/O	A	General-purpose input/output port
	SOT6			Data output pin of USART6
	BIN2			Up/down counter input pin
124	P18_2	I/O	A	General-purpose input/output port
	SCK6			Clock input/output pin of USART6
	ZIN2			Up/down counter input pin
	CK6			External clock input pin of free-run timer 6
125	P18_4	I/O	A	General-purpose input/output port
	SIN7			Data input pin of USART7
	AIN3			Up/down counter input pin
126	P18_5	I/O	A	General-purpose input/output port
	SOT7			Data output pin of USART7
	BIN3			Up/down counter input pin

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
127	P18_6	I/O	A	General-purpose input/output port
	SCK7			Clock input/output pin of USART7
	ZIN3			Up/down counter input pin
	CK7			External clock input pin of free-run timer 7
128	ALARM	I	N1	Alarm comparator input pin
134 to 141	P29_0 to P29_7	I/O	B	General-purpose input/output ports
	AN0 TO AN7			Analog input pins of A/D converter
142	P28_0	I/O	B	General-purpose input/output port
	AN8			Analog input pin of A/D converter
	RCK0			AIC uplink clock of Apix® link0
143	P28_1	I/O	B	General-purpose input/output port
	AN9			Analog input pin of A/D converter
	RDA00			AIC uplink data of Apix® link0
144	P28_2	I/O	B	General-purpose input/output port
	AN10			Analog input pin of A/D converter
	RDA01			AIC uplink data of Apix® link0
145	P28_3	I/O	B	General-purpose input/output port
	AN11			Analog input pin of A/D converter
146	P28_4	I/O	B	General-purpose input/output port
	AN12			Analog input pin of A/D converter
147	P28_5	I/O	B	General-purpose input/output port
	AN13			Analog input pin of A/D converter
	TDA00			AIC downlink data of Apix® link0
148	P28_6	I/O	B	General-purpose input/output port
	AN14			Analog input pin of A/D converter
	TDA01			AIC downlink data of Apix® link0
149	P28_7	I/O	B	General-purpose input/output port
	AN15			Analog input pin of A/D converter
	TCKI0			AIC downlink clock of Apix® link0
150	P23_4	I/O	A	General-purpose input/output port
	INT10			External interrupt input pin

*(Continued)*

(Continued)



Pin no.	Pin name	I/O	I/O circuit type*	Function
151	P23_6	I/O	A	General-purpose input/output port
	INT11			External interrupt input pin
152	P22_0	I/O	A	General-purpose input/output port
	INT12			External interrupt input pin
153	P22_2	I/O	A	General-purpose input/output port
	INT13			External interrupt input pin
156	P22_4	I/O	C	General-purpose input/output port
	SDA0			I <sup>2</sup> C bus data input/output pin
	INT14			External interrupt input pin
157	P22_5	I/O	C	General-purpose input/output port
	SCL0			I <sup>2</sup> C bus clock input/output pin
158	P22_6	I/O	C	General-purpose input/output port
	SDA1			I <sup>2</sup> C bus data input/output pin
	INT15			External interrupt input pin
159	P22_7	I/O	C	General-purpose input/output port
	SCL1			I <sup>2</sup> C bus clock input/output pin
160 to 163	P15_0 to P15_3	I/O	A	General-purpose input/output ports
	OCU0 to OCU3			Output compare output pins
	TOT0 to TOT3			Reload timer output pins
164 to 171	P14_0 to P14_7	I/O	A	General-purpose input/output ports
	ICU0 to ICU7			Input capture input pins
	TIN8/0 to TIN 15/7			External trigger input pins of reload timer
	TTG24/16/8/0 to TTG31/23/15/7			External trigger input pins of PPG timer
172 to 175	P07_0 to P07_3	I/O	A	General-purpose input/output ports
	A0 to A3			Signal pins of external address bus (bit0 to bit3)



**[Power supply/Ground pins]**



Pin no.	Pin name	I/O	Function
1, 23, 45, 67, 89, 94, 106, 111, 133, 155	VSS5	Supply	Ground pins
66, 88, 110, 132, 154	VDD5		Power supply pins
108, 109	VDD5R		Power supply pins for internal regulator
129	AVSS		Analog ground pin for A/D converter
131	AVCC5		Power supply pin for A/D converter
130	AVRH5		Reference power supply pin for A/D converter
107	VCC18C		Capacitor connection pin for internal regulator
22, 44, 176	VDD35		Power supply pins for external bus part of I/O ring
99, 105	VSSA		Apix® ground supply pins
104	VDDA		Apix® power supply pin






\* : For information about the I/O circuit type, refer to 4.“I/O Circuit Types”.



#### 4. I/O Circuit Types



Type	Circuit	Remarks
A	 <p>pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</p>
B	 <p>pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown analog input</p>	<p>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx. Analog input</p>

Type	Circuit	Remarks
C	 <p>pull-up control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown</p>	CMOS level output ( $I_{OL} = 3\text{mA}$ , $I_{OH} = -3\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: $50\text{k}\Omega$ approx.
D	 <p>pull-up control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown analog input</p>	CMOS level output ( $I_{OL} = 3\text{mA}$ , $I_{OH} = -3\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: $50\text{k}\Omega$ approx. Analog input

Type	Circuit	Remarks
E	 <p>pull-up control driver strength control data line pull-down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown</p>	CMOS level output (programmable $I_{OL} = 5\text{mA}$ , $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$ , $I_{OH} = -2\text{mA}$ , and $I_{OL} = 30\text{mA}$ , $I_{OH} = -30\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: $50\text{k}\Omega$ approx.
F	 <p>pull-up control driver strength control data line pull-down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown analog input</p>	CMOS level output (programmable $I_{OL} = 5\text{mA}$ , $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$ , $I_{OH} = -2\text{mA}$ , and $I_{OL} = 30\text{mA}$ , $I_{OH} = -30\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: $50\text{k}\Omega$ approx. Analog input

Type	Circuit	Remarks
G00		CMOS Hysteresis input pin
G01		Mask ROM and EVA device: CMOS Hysteresis input pin Flash device: CMOS input pin 12 V resistant (for MD_[2:0])
H		CMOS Hysteresis input pin Pull-up resistor value: 50 kΩ approx.
J1		High-speed oscillation circuit: Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) Feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode.
J2		Low-speed oscillation circuit: Feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled.

Type	Circuit	Remarks
K	 <p>pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown LCD SEG/COM</p>	CMOS level output (programmable $I_{OL} = 5\text{mA}$ , $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$ , $I_{OH} = -2\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. LCD SEG/COM output
L	 <p>pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown VLCD</p>	CMOS level output (programmable $I_{OL} = 5\text{mA}$ , $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$ , $I_{OH} = -2\text{mA}$ ) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. Analog input LCD Voltage input

Type	Circuit	Remarks
M	 <p>tri-state control</p> <p>data line</p>	CMOS level tri-state output ( $I_{OL} = 5\text{mA}$ , $I_{OH} = -5\text{mA}$ )
N1/N2	 <p>analog line</p>	Analog terminal Type N1: Analog input pin with protection Type N2: Analog output line with protection

## 5. Handling Devices

### 5.1 Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than ( $V_{DD5}$  or  $V_{DD35}$ ) or less than ( $V_{SS5}$ ) is applied to an input or output pin or if a voltage exceeding the rating is applied between the power supply pins and ground pins. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

### 5.2 Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor (2K $\Omega$  to 10K $\Omega$ ) or enable internal pullup or pulldown resistors (PPER/PPCR) before the input enable (PORTEN) is activated by software. The mode pins MD\_x can be connected to  $V_{SS5}$  or  $V_{DD5}$  directly. Unused ALARM input pins can be connected to  $AV_{SS}$  directly.

### 5.3 Power supply pins

In CY91460S series, devices including multiple power supply pins and ground pins are designed as follows; pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. All of the power supply pins and ground pins must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the power supply pins and ground pins of the CY91460S series must be connected to the current supply source via a low impedance.

It is also recommended to connect a ceramic capacitor of approximately 0.1  $\mu F$  as a bypass capacitor between power supply pin and ground pin near this device.

This series has a built-in step-down regulator. Connect a bypass capacitor of 4.7  $\mu F$  (use a X7R ceramic capacitor) to VCC18C pin for the regulator.

### 5.4 Crystal oscillator circuit

Noise in proximity to the X0 (X0A) and X1 (X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator, as well as bypass capacitors connected to ground, are located near the device and ground.

It is recommended that the printed circuit board layout be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation.

Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.


### 5.5 Notes on using external clock

#### 5.5.1 Opposite phase clock supply

When using the external clock, it is possible to simultaneously supply the X0 (X0A) and the X1 (X1A) pins. In the described combination X0 (X0A) should be supplied with a clock signal which has the opposite phase to the X1 (X1A) pins. However, in this case the stop mode (oscillation stop mode) must not be used (This is because the X1 (X1A) pin stops at "H" output in STOP mode).

With opposite phase supply at X0 and X1, a frequency up to 16 MHz is possible.

#### Example of using opposite phase supply



### 5.5.2 Single phase clock supply

For lower frequencies, up to 4 MHz, it is possible to supply a single phase clock at X0 (X0A).

#### Example of using single phase supply



### 5.6 Mode pins (MD\_x)

These pins should be connected directly to the power supply or ground pins. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and power supply pin or ground pin on the printed circuit board as possible and connect them with low impedance.

MD\_3 pin should be connected directly to ground.

### 5.7 Notes on operating in PLL clock mode

If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.

### 5.8 Pull-up control

The AC standard is not guaranteed in case a pull-up resistor is connected to the pin serving as an external bus pin.

### 5.9 Notes on PS register

As the PS register is processed in advance by some instructions, when the debugger is being used, the exception handling may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

1. The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/DIV0S instruction:  
 (a) a user interrupt or NMI is accepted; (b) single-step execution is performed; or (c) execution breaks due to a data event or from the emulator menu.
  - D0 and D1 flags are updated in advance.
  - An EIT handling routine (user interrupt/NMI or emulator) is executed.
  - Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1).
2. The following behavior occurs when an ORCCR, STILM, MOV Ri, PS instruction is executed to enable a user interrupt or NMI source while that interrupt is in the active state.
  - The PS register is updated in advance.
  - An EIT handling routine (user interrupt/NMI or emulator) is executed.
  - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in 1).

## 6. Notes on Debugger

### 6.1 Execution of the RETI Command

If single-step execution is used in an environment where an interrupt occurs frequently, the corresponding interrupt handling routine will be executed repeatedly to the exclusion of other processing. This will prevent the main routine and the handlers for low priority level interrupts from being executed (For example, if the time-base timer interrupt is enabled, stepping over the RETI instruction will always break on the first line of the time-base timer interrupt handler).

Disable the corresponding interrupts when the corresponding interrupt handling routine no longer needs debugging.

### 6.2 Break function

If the range of addresses that cause a hardware break (including event breaks) is set to the address of the current system stack pointer or to an area that contains the stack pointer, execution will break after each instruction regardless of whether the user program actually contains data access instructions.


To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of the hardware break (including an event breaks).

### 6.3 Operand break

It may cause malfunctions if a stack pointer exists in the area which is set as the DSU operand break. Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

## 7. Block Diagram

### 7.1 CY91F467SA



## 8. CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

### 8.1 Features


- Adoption of RISC architecture
  - Basic instruction: 1 instruction per cycle
- General-purpose registers: 32-bit × 16 registers
- 4 Gbytes linear memory space
- Multiplier installed
  - 32-bit × 32-bit multiplication: 5 cycles
  - 16-bit × 16-bit multiplication: 3 cycles
- Enhanced interrupt processing function
  - Quick response speed (6 cycles)
  - Multiple-interrupt support
  - Level mask function (16 levels)
- Enhanced instructions for I/O operation
  - Memory-to-memory transfer instruction
  - Bit processing instruction
- Basic instruction word length: 16 bits
- Low-power consumption
  - Sleep mode/stop mode

### 8.2 Internal architecture

- The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
- A 32-bit ↔ 16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
- A Harvard ↔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.


## 8.3 Programming model

### 8.3.1 Basic programming model



## 8.4 Registers

### 8.4.1 General-purpose register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13 : Virtual accumulator

R14 : Frame pointer


R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000<sub>H</sub> (SSP value).


### 8.4.2 PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.



#### 8.4.3 CCR (Condition Code Register)



SV : Supervisor flag

S : Stack flag

I : Interrupt enable flag


N : Negative enable flag

Z : Zero flag

V : Overflow flag

C : Carry flag

#### 8.4.4 SCR (System Condition Register)



Flag for step multiplication (D1, D0)


This flag stores interim data during execution of step multiplication.

Step trace trap flag (T)

This flag indicates whether the step trace trap is enabled or disabled.

The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

#### 8.4.5 ILM (Interrupt Level Mask register)



This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking.

The register is initialized to value “01111B” at reset.

#### 8.4.6 PC (Program Counter)



The program counter indicates the address of the instruction that is being executed.

The initial value at reset is undefined.


#### 8.4.7 TBR (Table Base Register)



The table base register stores the starting address of the vector table used in EIT processing.

The initial value at reset is 000FFC00H.

#### 8.4.8 RP (Return Pointer)



The return pointer stores the address for return from subroutines.

During execution of a CALL instruction, the PC value is transferred to this RP register.

During execution of a RET instruction, the contents of the RP register are transferred to PC.

The initial value at reset is undefined.


#### 8.4.9 USP (User Stack Pointer)



The user stack pointer, when the S flag is “1”, this register functions as the R15 register.

- The USP register can also be explicitly specified.  
The initial value at reset is undefined.
- This register cannot be used with RETI instructions.

#### 8.4.10 Multiply & divide registers



These registers are for multiplication and division, and are each 32 bits in length.

The initial value at reset is undefined.

## 9. Embedded Program/Data Memory (Flash)

### 9.1 Flash features

- CY91F467SA: 1088 Kbytes ( $16 \times 64$  Kbytes +  $8 \times 8$  Kbytes = 8.5 Mbits)
- Programmable wait state for read/write access
- Flash and Boot security with security vector at 0x0014:8000 - 0x0014:800F
- Boot security
- Basic specification: Same as CYM29LV400TC (except size and part of sector configuration)

### 9.2 Operation modes

1. 64-bit CPU mode :
  - CPU reads and executes programs in word (32-bit) length units.
  - Flash writing is not possible.
  - Actual Flash Memory access is performed in d-word (64-bit) length units.
2. 32-bit CPU mode :
  - CPU reads, writes and executes programs in word (32-bit) length units.
  - Actual Flash Memory access is performed in word (32-bit) length units.
3. 16-bit CPU mode :
  - CPU reads and writes in half-word (16-bit) length units.
  - Program execution from the Flash is not possible.
  - Actual Flash Memory access is performed in word (16-bit) length units.

## 9.3 Flash access in CPU mode

### 9.3.1 Flash configuration

#### Flash memory map CY91F467SA

Address								
0014:FFFFh 0014:C000h	SA6 (8KB)		SA7 (8KB)					
0014:BFFFh 0014:8000h	SA4 (8KB)		SA5 (8KB)					ROMS7
0014:7FFFh 0014:4000h	SA2 (8KB)		SA3 (8KB)					
0014:3FFFh 0014:0000h	SA0 (8KB)		SA1 (8KB)					
0013:FFFFh 0012:0000h	SA22 (64KB)		SA23 (64KB)					ROMS6
0011:FFFFh 0010:0000h	SA20 (64KB)		SA21 (64KB)					
000F:FFFFh 000E:0000h	SA18 (64KB)		SA19 (64KB)					ROMS5
000D:FFFFh 000C:0000h	SA16 (64KB)		SA17 (64KB)					ROMS4
000B:FFFFh 000A:0000h	SA14 (64KB)		SA15 (64KB)					ROMS3
0009:FFFFh 0008:0000h	SA12 (64KB)		SA13 (64KB)					ROMS2
0007:FFFFh 0006:0000h	SA10 (64KB)		SA11 (64KB)					ROMS1
0005:FFFFh 0004:0000h	SA8 (64KB)		SA9 (64KB)					ROMS0
16bit read/write	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7
	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]	
32bit read/write		dat[31:0]				dat[31:0]		
64bit read			dat[63:0]					

### 9.3.2 Flash access timing settings in CPU mode

The following tables list all settings for a given maximum Core Frequency (through the setting of CLKB or maximum clock modulation) for Flash read and write access.

#### Flash read timing settings (synchronous read)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 24 MHz	0	0	0	0	1	
to 48 MHz	0	0	1	0	2	
to 96 MHz	1	1	3	0	4	
to 100 MHz	1	1	3	0	4	

#### Flash write timing settings (synchronous write)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 32 MHz	1	0	1	0	4	
to 48 MHz	1	0	3	0	5	
to 64 MHz	1	1	3	0	6	
to 96 MHz	1	1	3	0	7	
to 100 MHz	1	1	3	0	7	

### 9.3.3 Address mapping from CPU to parallel programming mode

The following tables show the calculation from CPU addresses to flash macro addresses which are used in parallel programming.

#### Address mapping CY91F467SA

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
14:0000h to 14:FFFFh	addr[2]==0	SA0, SA2, SA4, SA6 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 05:0000h
14:0000h to 14:FFFFh	addr[2]==1	SA1, SA3, SA5, SA7 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 05:0000h + 00:2000h
04:0000h to 13:FFFFh	addr[2]==0	SA8, SA10, SA12, SA14, SA16, SA18, SA20, SA22 (64 Kbyte)	FA := addr - addr%02:0000 + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 + 0C:0000h
04:0000h to 13:FFFFh	addr[2]==1	SA9, SA11, SA13, SA15, SA17, SA19, SA21, SA23 (64 Kbyte)	FA := addr - addr%02:0000h + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 + 0C:0000h + 01:0000h

Note: FA result is without 20:0000h offset for parallel Flash programming.

Set offset by keeping FA[21] = 1 as described in section “Parallel Flash programming mode”.

## 9.4 Parallel Flash programming mode

### 9.4.1 Flash configuration in parallel Flash programming mode

Parallel Flash programming mode (MD\_[2:0] = 111):

CY91F467SA	
FA[21:0]	
003F:FFFFh 003F:0000h	SA23 (64KB)
003E:FFFFh 003E:0000h	SA22 (64KB)
003D:FFFFh 003D:0000h	SA21 (64KB)
003C:FFFFh 003C:0000h	SA20 (64KB)
003B:FFFFh 003B:0000h	SA19 (64KB)
003A:FFFFh 003A:0000h	SA18 (64KB)
0039:FFFFh 0039:0000h	SA17 (64KB)
0038:FFFFh 0038:0000h	SA16 (64KB)
0037:FFFFh 0037:0000h	SA15 (64KB)
0036:FFFFh 0036:0000h	SA14 (64KB)
0035:FFFFh 0035:0000h	SA13 (64KB)
0034:FFFFh 0034:0000h	SA12 (64KB)
0033:FFFFh 0033:0000h	SA11 (64KB)
0032:FFFFh 0032:0000h	SA10 (64KB)
0031:FFFFh 0031:0000h	SA9 (64KB)
0030:FFFFh 0030:0000h	SA8 (64KB)
002F:FFFFh 002F:E000h	SA7 (8KB)
002F:DFFFh 002F:C000h	SA6 (8KB)
002F:BFFFh 002F:A000h	SA5 (8KB)
002F:9FFFh 002F:8000h	SA4 (8KB)
002F:7FFFh 002F:6000h	SA3 (8KB)
002F:5FFFh 002F:4000h	SA2 (8KB)
002F:3FFFh 002F:2000h	SA1 (8KB)
002F:1FFFh 002F:0000h	SA0 (8KB)
16bit write mode	FA[1:0]=00      FA[1:0]=10 DQ[15:0]      DQ[15:0]

Remark: Always keep FA[0] = 0 and FA[21] = 1

#### 9.4.2 Pin connections in parallel programming mode

Resetting after setting the MD\_[2:0] pins to [111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to GP-Ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

Correspondence between CYM29LV400TC and Flash Memory Control Signals

CYM29LV400TC External pins	FR-CPU mode	CY91F467SA external pins			Comment
		Flash memory mode	Normal function	Pin number	
—	INITX	—	INITX	97	
RESET	—	FRSTX	NMIX	98	
—	—	MD2	MD2	114	
—	—	MD1	MD1	113	
—	—	MD0	MD0	112	
RY/BY	FMCS:RDY bit	RY/BYX	GP19_1	117	
BYTE	Internally fixed to "H"	BYTEX	GP19_2	118	
WE	Internal control signal + control via interface circuit	WEX	GP18_0	122	
OE		OEX	GP19_6	121	
CE		CEX	GP19_5	120	
—		ATDIN	MD3	91	
—		EQIN	MONCLK	90	
—		TESTX	GP19_4	119	
—		RDYI	GP19_1	117	
A-1	Internal address bus	FA0	GP09_1	41	
A0 to A3		FA1 to FA4	GP06_0 to GP06_3	6 to 9	
A4 to A7		FA5 to FA8	GP06_4 to GP06_7	10 to 13	
A8 to A11		FA9 to FA12	GP05_0 to GP05_3	14 to 17	
A12 to A15		FA13 to FA16	GP05_4 to GP05_7	18 to 21	
A16 to A19		FA17 to FA20	GP07_0 to GP07_3	172 to 175	
—		FA21	GP09_0	40	
DQ0 to DQ7	Internal data bus	DQ0 to DQ7	GP01_0 to GP01_7	24 to 31	
DQ8 to DQ15		DQ8 to DQ15	GP00_0 to GP00_7	32 to 39	

## 9.5 Flash Security

### 9.5.1 Vector addresses

Two Flash Security Vectors (FSV1, FSV2) are located parallel to the Boot Security Vectors (BSV1, BSV2) controlling the protection functions of the Flash Security Module:

FSV1: 0x14:8000 BSV1: 0x14:8004  
 FSV2: 0x14:8008 BSV2: 0x14:800C

### 9.5.2 Security Vector FSV1

The setting of the Flash Security Vector FSV1 is responsible for the read and write protection modes and the individual write protection of the 8 Kbytes sectors.

#### **FSV1 (bit31 to bit16)**

The setting of the Flash Security Vector FSV1 bits [31:16] is responsible for the read and write protection modes.

Explanation of the bits in the Flash Security Vector FSV1 [31:16]

FSV1[31:19]	FSV1[18] Write Protection Level	FSV1[17] Write Protection	FSV1[16] Read Protection	Flash Security Mode
set all to "0"	set to "0"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD_[2:0] = "000")
set all to "0"	set to "0"	set to "1"	set to "0"	Write Protection (all device modes, without exception)
set all to "0"	set to "0"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD_[2:0] = "000") and Write Protection (all device modes)
set all to "0"	set to "1"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD_[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "0"	Write Protection (all device modes, except INTVEC mode MD_[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD_[2:0] = "000") and Write Protection (all device modes except INTVEC mode MD_[2:0] = "000")

**FSV1 (bit15 to bit0)**

The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 Kbytes sectors. It is only evaluated if write protection bit FSV1[17] is set.

Explanation of the bits in the Flash Security Vector FSV1 [15:0]

FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV1[0]	SA0	set to "0"	set to "1"	
FSV1[1]	SA1	set to "0"	set to "1"	
FSV1[2]	SA2	set to "0"	set to "1"	
FSV1[3]	SA3	set to "0"	set to "1"	
FSV1[4]	SA4	set to "0"	—	Write protection is mandatory!
FSV1[5]	SA5	set to "0"	set to "1"	
FSV1[6]	SA6	set to "0"	set to "1"	
FSV1[7]	SA7	set to "0"	set to "1"	
FSV1[8]	—	set to "0"	set to "1"	not available
FSV1[9]	—	set to "0"	set to "1"	not available
FSV1[10]	—	set to "0"	set to "1"	not available
FSV1[11]	—	set to "0"	set to "1"	not available
FSV1[12]	—	set to "0"	set to "1"	not available
FSV1[13]	—	set to "0"	set to "1"	not available
FSV1[14]	—	set to "0"	set to "1"	not available
FSV1[15]	—	set to "0"	set to "1"	not available

Note : It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing.

See section "Flash access in CPU mode" for an overview about the sector organization of the Flash Memory.

### 9.5.3 Security Vector FSV2

The setting of the Flash Security Vector FSV2 bits [31:0] is responsible for the individual write protection of the 64 Kbytes sectors. It is only evaluated if write protection bit FSV1 [17] is set.

Explanation of the bits in the Flash Security Vector FSV2[31:0]


FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV2[0]	SA8	set to "0"	set to "1"	
FSV2[1]	SA9	set to "0"	set to "1"	
FSV2[2]	SA10	set to "0"	set to "1"	
FSV2[3]	SA11	set to "0"	set to "1"	
FSV2[4]	SA12	set to "0"	set to "1"	
FSV2[5]	SA13	set to "0"	set to "1"	
FSV2[6]	SA14	set to "0"	set to "1"	
FSV2[7]	SA15	set to "0"	set to "1"	
FSV2[8]	SA16	set to "0"	set to "1"	
FSV2[9]	SA17	set to "0"	set to "1"	
FSV2[10]	SA18	set to "0"	set to "1"	
FSV2[11]	SA19	set to "0"	set to "1"	
FSV2[12]	SA20	set to "0"	set to "1"	
FSV2[13]	SA21	set to "0"	set to "1"	
FSV2[14]	SA22	set to "0"	set to "1"	
FSV2[15]	SA23	set to "0"	set to "1"	
FSV2[31:16]	—	set to "0"	set to "1"	not available

Note : See section “Flash access in CPU mode” for an overview about the sector organization of the Flash Memory.


## 10. APIX® Controller

### 10.1 Overview

The integrated APIX® controller provides 2 links. Link 0 can be configured as an APIX® link or an Automotive Interconnect (AIC) link. Link 1 only supports AIC link.



\*Remark: Link 1 can be used only if Link 0 is activated (CHCTRL: TXCFG = 0)



\*Remark: CY91460S series provides either downlink over Pixelchannel or over Sidebandchannel

## 10.2 Automotive Remote Handler

The Automotive Remote Handler provides an Interface to the APIX® controller.

### 10.2.1 Register Description

#### General Control

- RHCTRL: Address 07200h

RHCTRL	31	30	29	28	27	26	25	24
	UNLOCK	CANCEL	-	-	TBNO[3]	TBNO[2]	TBNO[1]	TBNO[0]
	R0/W	R0/W	R0	R0	R/W	R/W	R/W	R/W
	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-
	R0	R0	R0	R0	R0	R0	R0	R0
	15	14	13	12	11	10	9	8
	WDG1	WDG0	FAT1	FAT0	-	LV	OFL	EV
	R	R	R	R	R0	R	R	R
	7	6	5	4	3	2	1	0
	R0	R0	R0	R0	R0	R0	R0	R0

UNLOCK	0(def)	Transaction on buffer TBNO is requested
	1	Request unlock on waiting buffer TBNO
Caution: Requested data gets lost or data is being received after using this buffer with same IDX		
CANCEL	0(def)	Transaction on buffer TBNO is requested
	1	Request cancel on pending buffer TBNO
TBNO[3:0]	0-15	Writing starts transaction on buffer number TBNO
WDG1		readonly flag of enabled and selected CHWDG1.WDTXIRQx or enabled and selected CHWDG1.WDRXIRQx
WDG0		readonly flag of enabled and selected CHWDG0.WDTXIRQx or enabled and selected CHWDG0.WDRXIRQx
FAT0		readonly flag of enabled CHCTRL0.FATIRQ
FAT1		readonly flag of enabled CHCTRL1.FATIRQ
LV		readonly flag of enabled EVCTRL.LVIRQ
EV		readonly flag of enabled EVCTRL.EVIRQ
OFL		readonly flag of enabled EVCTRL.OFLIRQ

### Channel Control and Status

- CHCTRL0 (Link 0): Address 07208h
- CHCTRL1 (Link 1): Address 07214h

CHCTRL0-1	31	-	30	-	29	-	28	reserved	BYPASS	27	-	26	-	25	-	24
	R0/WX	R0/WX	R0/WX	R0/WX	R/W0	R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	23	22	21	20	-	19	-	18	-	FATIEN	-	17	-	16		
	FATAL	UPHSK	DNHSK	-	RX/W	RX/W	RX/W	RX/W	R/W	R/W	R/W	R/W	R(WM1)/W			
	R	R	R	R	RX/W	RX/W	RX/W	RX/W	R(WM1)/W	R(WM1)/W	R(WM1)/W	R(WM1)/W	R(WM1)/W			
	15	14	13	12	CRCERR	CRCTOUT	PERROR	READY	9	REMOTERST	8					
	reserved	UPRDY	CONNECTED	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W									
	R	R	R	R	R(W)	R(W)	R(W)	R(W)	R(W)	R(W)	R(W)	R(W)	R(W)			
	7	6	5	4	UPVALID	DNVALID	-	TXCFG	2	RSTRTA	1	INITRH	0			
	-	-	R(W)	R0	R(W)	R(W)	-	R/W	R/W	R/W	R/W	R/W	R/W			

Bit28 reserved Bit

Always write 0 to this bit. The read value is the value written.

BYPASS: 0 Remote Handler active  
1 Remote Handler inactive

In BYPASS mode Transaction Buffer 2 (for AShell 1) is used for downstream data (outbound) and Transaction Buffer 3 (for AShell 1) is used for upstream data (inbound).

Valid written data in Transaction Buffer 0/2 is delivered to AShell by setting DNVALID.

Valid received data in Transaction Buffer 1/3 from AShell is marked by setting UPVALID.

FATAL	1	indicates that AShell has encountered conditions where AShell can not continue to deliver and receive transactions. FATAL is only one CLKB cycle active.
UPHSK	1	indicates inbound handshake is performed
DNHSK	1	indicates outbound handshake is performed
FATIEN	0(def)	FATAL Interrupt disabled
	1	FATAL Interrupt enabled
FATIRQ	0(def)	FATAL Interrupt not active
	1	FATAL Interrupt active, triggered by FATAL

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

\*Remark: While Fatal Interrupt is active, the corresponding channel is deactivated and the triggered buffers are canceled.

UPRDY	1	indicates that upstream serial channel (APIX® PHY) is operational
CONNECTED	1	a connection to remote APIX® is established
CRCERR	1	indicates occurrence of CRC error in upstream data (inbound)

\*Remark: On a RMW instruction a "1" is read; write "0" clears the flag; write "1" is ignored

CRCTOUT	1	indicates occurrence of CRC timeout in upstream data (inbound)
---------	---	--

\*Remark: On a RMW instruction a "1" is read; write "0" clears the flag; write "1" is ignored

PERROR	1	indicates occurrence of a protocol error
--------	---	--

\*Remark: On a RMW instruction a "1" is read; write "0" clears the flag; write "1" is ignored

READY	1	indicates that AShell is ready to accept outbound transactions
-------	---	--

REMOTERST	1	indicates a restart of remote AShell was performed
-----------	---	--

\*Remark: On a RMW instruction a “1” is read; write “0” clears the flag; write “1” is ignored


UPVALID	BYPASS==0	Read only status (ap_data_out_valid)
	BYPASS==1	0(def) Cleared by SW after successful reception (read) of upstream data 1 Set by HW to mark upstream data as valid (ap_data_out_valid)

\*Remark: Reading UPVALID returns the status and then clears the flag value to “0”.

DNVALID	BYPASS==0	read only DNVALID is only operational in BYPASS mode (always read 0)
	BYPASS==1	0(def) Cleared by HW after successful transfer to AShell 1 Set by SW to mark downstream data as valid (ap_data_in_valid)
TXCFG	0	AShell and PHY running (write protection on APCFG registers)
	1(def)	AShell and PHY configuration (possible to change APCFG registers)
RSTRTA	0	AShell running Level
	1(def)	AShell initialization
INITRH	0	Remote Handler running Level
	1(def)	Remote Handler initialization (no change of TB* and TF* registers)

\*Remark: PENDING requests (set while INIT==1) will be started with INIT==0

- CHSTAT0 (Link 0): Address 0720Ch
- CHSTAT1 (Link 1): Address 07218h



UPCRC	0-255	Inbound CRC errors
UPSNC	0-255	Synchronization losses
PLLBD	0-255	PLL synchronization losses

**Channel Watchdog**

- CHWDG0 (Link 0): Address 07210h
- CHWDG1 (Link 1): Address 0721Ch

CHWDG	31	30	29	28	27	26	25	24
	WDTXIEN	WDRXIEN	-	-	WTTX1	WTTX0	WTRX1	WTRX0
	R/W	R/W	R0	R0	R/W	R/W	R/W	R/W
	23	22	21	20	19	18	17	16
	WDTXIRQ3	WDTXIRQ2	WDTXIRQ1	WDTXIRQ0	WDRXIRQ3	WDRXIRQ2	WDRXIRQ1	WDRXIRQ0
	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W	R(RM1)/W
	15	14	13	12	11	10	9	8
	CNT19	CNT18	CNT17	CNT16	CNT15	CNT14	CNT13	CNT12
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
	CNT11	CNT10	CNT9	CNT8	CNT7	CNT6	CNT5	CNT4
	R	R	R	R	R	R	R	R
WDTXIEN	0(def)	Watchdog interrupt for TX is disabled						
	1	Watchdog interrupt for TX is enabled						
WDRXIEN	0(def)	Watchdog interrupt for RX is disabled						
	1	Watchdog interrupt for RX is enabled						
WTTX	0	select WDTXIRQ0						
	1	select WDTXIRQ1						
	2	select WDTXIRQ2						
	3	select WDTXIRQ3						
WTRX	0	select WDRXIRQ0						
	1	select WDRXIRQ1						
	2	select WDRXIRQ2						
	3	select WDRXIRQ3						
WDTXIRQ3	0(def)	interrupt for TX at $2^{19}$ is not active						
	1	interrupt for TX at $2^{19}$ is active						
WDTXIRQ2	0(def)	interrupt for TX at $2^{16}$ is not active						
	1	interrupt for TX at $2^{16}$ is active						
WDTXIRQ1	0(def)	interrupt for TX at $2^{14}$ is not active						
	1	interrupt for TX at $2^{14}$ is active						
WDTXIRQ0	0(def)	interrupt for TX at $2^{13}$ is not active						
	1	interrupt for TX at $2^{13}$ is active						
WDRXIRQ3	0(def)	interrupt for RX at $2^{19}$ is not active						
	1	interrupt for RX at $2^{19}$ is active						
WDRXIRQ2	0(def)	interrupt for RX at $2^{18}$ is not active						
	1	interrupt for RX at $2^{18}$ is active						
WDRXIRQ1	0(def)	interrupt for RX at $2^{17}$ is not active						
	1	interrupt for RX at $2^{17}$ is active						
WDRXIRQ0	0(def)	interrupt for RX at $2^{16}$ is not active						
	1	interrupt for RX at $2^{16}$ is active						

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

CNT                              upper 16Bit of the 20Bit watchdog freerun timer

**Transaction Buffer Control**

- TBCTRL00 (Transaction Buffer 00): Address 07220h
- TBCTRL01 (Transaction Buffer 01): Address 07222h
- TBCTRL02 (Transaction Buffer 02): Address 07224h
- TBCTRL03 (Transaction Buffer 03): Address 07226h
- TBCTRL04 (Transaction Buffer 04): Address 07228h
- TBCTRL05 (Transaction Buffer 05): Address 0722Ah
- TBCTRL06 (Transaction Buffer 06): Address 0722Ch
- TBCTRL07 (Transaction Buffer 07): Address 0723Eh
- TBCTRL08 (Transaction Buffer 08): Address 07230h
- TBCTRL09 (Transaction Buffer 09): Address 07232h
- TBCTRL10 (Transaction Buffer 10): Address 07234h
- TBCTRL11 (Transaction Buffer 11): Address 07236h
- TBCTRL12 (Transaction Buffer 12): Address 07238h
- TBCTRL13 (Transaction Buffer 13): Address 0723Ah
- TBCTRL14 (Transaction Buffer 14): Address 0723Ch
- TBCTRL15 (Transaction Buffer 15): Address 0723Eh

TBCTRL00-15	15	14	13	12	11	10	9	8
	-	-	-	ACTIVE	UNLOCKED	CANCELED	WAITING	PENDING
	R0	R0	R0	R	R(RM1)/W	R(RM1)/W	R	R

	7	6	5	4	3	2	1	0
	TBCH	TBAINC	TBACT	TBIMD	-	TBDEN	TBIEN	TBIRQ
	R/W	R/W	R/W	R/W	R0	-	R/W	R(RM1)/W

ACTIVE      0      No active data in Transaction Buffer

              1      Active data in Transaction Buffer (delivery to AShell requested)

UNLOCKED    0(def)      No last action on this buffer

              1      Last action on this Transaction Buffer was UNLOCK

\*Remark: On a RMW instruction a "1" is read; write "0" clears the register write "1" is ignored

CANCELED    0(def)      No last action on this buffer

              1      Last action on this Transaction Buffer was a successful CANCEL

\*Remark: On a RMW instruction a "1" is read; write "0" clears the register write "1" is ignored

WAITING     0      Not waiting for requested data

              1      Transaction Buffer waiting for requested data

\*Remark: WAITING will be cleared at reception of requested data in buffer

PENDING     0      No pending data in Transaction Buffer

              1      Pending data in Transaction Buffer (not yet requested delivery to AShell)

TBCH        0(def)      Transaction Buffer assigned to channel 0

              1      Transaction Buffer assigned to channel 1

TBAINC     0(def)      Transaction Buffer Address increment disabled

              1      Transaction Buffer Address increment enabled

1. increments address after WR access to TBDATA and transmission of TF

2. increments address after reception of requested TF and RD access to TBDATA,  
then autonomous transmission of next read request

\*Remark: The addressincrement depends on the setting of TFCTRL.SIZE

TFCTRL.SIZE0increment by 1

TFCTRL.SIZE1increment by 2

TFCTRL.SIZE10increment by 4

\*Remark: Address increment is only supported if TBACT = 1.

TBACT	0(def)	Transaction Buffer will be activated by WR access to TBNO
	1	Transaction Buffer will be activated by WR access to TBNO or TFDATA (RD and WR)
TBIMD	0(def)	Transaction Buffer Interrupt on TB idle (after transaction send)
	1	Transaction Buffer Interrupt on TB valid (after read request data reception)
TBIEN	0(def)	Transaction Buffer Interrupt disabled
	1	Transaction Buffer Interrupt enabled
TBDEN	0(def)	Transaction Buffer DMA disabled
	1	Transaction Buffer DMA enabled
TBIRQ	0	Transaction Buffer Interrupt not active
	1	Transaction Buffer Interrupt active

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

\*Remark: TBIRQ can/will be cleared by the following events:

1. Cleared by SW on write access to TBIRQ flag with data '0'
2. Cleared by HW if TBACT==1 and read or write access to TFDATA register (both CPU or DMA)
3. Cleared by HW if TBACT==1 and DMA asserts hardware clear signal IIOC

#### ***Transaction Buffer Interrupt***

- TBIRQ: Address 07240h

TBIRQ	15	14	13	12	11	10	9	8
	TBIRQ[0]	TBIRQ[1]	TBIRQ[2]	TBIRQ[3]	TBIRQ[4]	TBIRQ[5]	TBIRQ[6]	TBIRQ[7]
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
	TBIRQ[8]	TBIRQ[9]	TBIRQ[10]	TBIRQ[11]	TBIRQ[12]	TBIRQ[13]	TBIRQ[14]	TBIRQ[15]
	R	R	R	R	R	R	R	R


TBIRQ[15:0]                    Read only flags of enabled (TBIEN==1) TBCTRLxx.TBIRQ

**Transaction Frame**

- TFCTRL00 (Transaction Buffer 00): Address 07250h
- TFCTRL01 (Transaction Buffer 01): Address 07252h
- TFCTRL02 (Transaction Buffer 02): Address 07254h
- TFCTRL03 (Transaction Buffer 03): Address 07256h
- TFCTRL04 (Transaction Buffer 04): Address 07258h
- TFCTRL05 (Transaction Buffer 05): Address 0725Ah
- TFCTRL06 (Transaction Buffer 06): Address 0725Ch
- TFCTRL07 (Transaction Buffer 07): Address 0725Eh
- TFCTRL08 (Transaction Buffer 08): Address 07260h
- TFCTRL09 (Transaction Buffer 09): Address 07262h
- TFCTRL10 (Transaction Buffer 10): Address 07264h
- TFCTRL11 (Transaction Buffer 11): Address 07266h
- TFCTRL12 (Transaction Buffer 12): Address 07268h
- TFCTRL13 (Transaction Buffer 13): Address 0726Ah
- TFCTRL14 (Transaction Buffer 14): Address 0726Ch
- TFCTRL15 (Transaction Buffer 15): Address 0726Eh


	7	6	5	4	3	2	1	0
TFCTRL00-15	TFDSWP	TFAINV	-	ERROR	SZ[1]	SZ[0]	OAEN	RW
	R/W	R/W	R0	R	R/W	R/W	R/W	R/W
RW	0			Read				
	1			Write				
OAEN	0			Offset address disabled				
	1			Offset address enabled				
SZ[1:0]	00			Byte				
	01			Halfword				
	10			Word				
	11			-				
ERROR	0			Normal operation				
	1			Remote Handler RX bus error occurred				
TFAINV	0			Normal mode				
	1			Address inversion				

In address inversion mode the two least significant bits of the address are inverted



TFDSWP	0	Normal mode
	1	Byte swapping

In swapping mode depending on the configured size the following byte swapping of the data is performed



- TFIDX00 (Transaction Buffer 00): Address 07251h
- TFIDX01 (Transaction Buffer 01): Address 07253h
- TFIDX02 (Transaction Buffer 02): Address 07255h
- TFIDX03 (Transaction Buffer 03): Address 07257h
- TFIDX04 (Transaction Buffer 04): Address 07259h
- TFIDX05 (Transaction Buffer 05): Address 0725Bh
- TFIDX06 (Transaction Buffer 06): Address 0725Dh
- TFIDX07 (Transaction Buffer 07): Address 0725Fh
- TFIDX08 (Transaction Buffer 08): Address 07261h
- TFIDX09 (Transaction Buffer 09): Address 07263h
- TFIDX10 (Transaction Buffer 10): Address 07265h
- TFIDX11 (Transaction Buffer 11): Address 07267h
- TFIDX12 (Transaction Buffer 12): Address 07269h
- TFIDX13 (Transaction Buffer 13): Address 0726Bh
- TFIDX14 (Transaction Buffer 14): Address 0726Dh
- TFIDX15 (Transaction Buffer 15): Address 0726Fh

TFIDX00-15	7	6	5	4	3	2	1	0
	IDX[7]	IDX[6]	IDX[5]	IDX[4]	IDX[3]	IDX[2]	IDX[1]	IDX[0]
	R/W							

IDX[7:0] Any number between 0 and 255

\*Remark: Index is used for read request. Received data from a read request will be stored in an active Transaction Buffer with matching index.

If there is no active Transaction Buffer with matching index (e.g. by using UNLOCK), the received data is discarded.

- TFADDR00 (Transaction Buffer 00): Address 07270h
- TFADDR01 (Transaction Buffer 01): Address 07274h
- TFADDR02 (Transaction Buffer 02): Address 07278h
- TFADDR03 (Transaction Buffer 03): Address 0727Ch
- TFADDR04 (Transaction Buffer 04): Address 07280h
- TFADDR05 (Transaction Buffer 05): Address 07284h
- TFADDR06 (Transaction Buffer 06): Address 07288h
- TFADDR07 (Transaction Buffer 07): Address 0728Ch
- TFADDR08 (Transaction Buffer 08): Address 07290h
- TFADDR09 (Transaction Buffer 09): Address 07294h
- TFADDR10 (Transaction Buffer 10): Address 07298h
- TFADDR11 (Transaction Buffer 11): Address 0729Ch
- TFADDR12 (Transaction Buffer 12): Address 072A0h
- TFADDR13 (Transaction Buffer 13): Address 072A4h
- TFADDR14 (Transaction Buffer 14): Address 072A8h
- TFADDR15 (Transaction Buffer 15): Address 072ACh

TFADDR00-15	31	30	29	28	27	26	25	24
	-	-	-	-	-	-	-	-
R0	R0	R0	R0	R0	R0	R0	R0	R0
	23	22	21	20	19	18	17	16
	-	-	-	-	ADDR[19]	ADDR[18]	ADDR[17]	ADDR[16]
R0	R0	R0	R0	R/W	R/W	R/W	R/W	R/W
	15	14	13	12	11	10	9	8
	ADDR[15]	ADDR[14]	ADDR[13]	ADDR[12]	ADDR[11]	ADDR[10]	ADDR[9]	ADDR[8]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	7	6	5	4	3	2	1	0
	ADDR[7]	ADDR[6]	ADDR[5]	ADDR[4]	ADDR[3]	ADDR[2]	ADDR[1]	ADDR[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ADDR[19:0] Address in remote system

- TFDATA00 (Transaction Buffer 00): Address 072B0h
- TFDATA01 (Transaction Buffer 01): Address 072B4h
- TFDATA02 (Transaction Buffer 02): Address 072B8h
- TFDATA03 (Transaction Buffer 03): Address 072BCCh
- TFDATA04 (Transaction Buffer 04): Address 072C0h
- TFDATA05 (Transaction Buffer 05): Address 072C4h
- TFDATA06 (Transaction Buffer 06): Address 072C8h
- TFDATA07 (Transaction Buffer 07): Address 072CCCh
- TFDATA08 (Transaction Buffer 08): Address 072D0h
- TFDATA09 (Transaction Buffer 09): Address 072D4h
- TFDATA10 (Transaction Buffer 10): Address 072D8h
- TFDATA11 (Transaction Buffer 11): Address 072DCCh
- TFDATA12 (Transaction Buffer 12): Address 072E0h
- TFDATA13 (Transaction Buffer 13): Address 072E4h
- TFDATA14 (Transaction Buffer 14): Address 072E8h
- TFDATA15 (Transaction Buffer 15): Address 076ECh

TFDATA00-15	31	30	29	28	27	26	25	24
	DATA[31]	DATA[30]	DATA[29]	DATA[28]	DATA[27]	DATA[26]	DATA[25]	DATA[24]
	R/W							
	23	22	21	20	19	18	17	16
	DATA[23]	DATA[22]	DATA[21]	DATA[20]	DATA[19]	DATA[18]	DATA[17]	DATA[16]
	R/W							
	15	14	13	12	11	10	9	8
	DATA[15]	DATA[14]	DATA[13]	DATA[12]	DATA[11]	DATA[10]	DATA[9]	DATA[8]
	R/W							
	7	6	5	4	3	2	1	0
	DATA[7]	DATA[6]	DATA[5]	DATA[4]	DATA[3]	DATA[2]	DATA[1]	DATA[0]
	R/W							

DATA[31:0] Payload data

**Event Control**

- EVCTRL: Address 072F0h

EVCTRL	31	-	30	-	29	-	28	-	27	-	26	-	25	24
	reserved	R/W0	R0	R0	R0	R0	R0	R0	R0	R0	R0	R0	FRST	R0/W
	23	-	22	LVien	LViRQ	OFLien	OFLiRQ	EViEN	EViRQ				17	16
	R/W	R0	R/W	R(RM1)/W	R/W	R(RM1)/W	R(RM1)/W	R/W	R/W	R	R	R		
	15	14	13	12	11	10	9	8						
				STATUS[7:0]										
	R	R	R	R	R	R	R	R	R	R	R	R		
	7	6	5	4	3	2	1	0						
				LEVEL[7:0]										
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit31 reserved Bit

Always write 0 to this bit. The read value is the value written.

FRST 0(def) FIFO in normal operation

1 FIFO pointers are reset pulse (set to 0 after 1 cycle)

MODE 0 (def) level mode On full FIFO new Events are discarded

1 ring mode

LVien 0(def) Level Interrupt disabled

1 Level Interrupt enabled

LViRQ 0(def) Level Interrupt not active

1 Level Interrupt active (if STATUS>=LEVEL)

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

OFLien 0(def) Event Buffer Overflow Interrupt disabled

1 Event Buffer Overflow Interrupt enabled

OFLiRQ 0(def) Event Buffer Overflow Interrupt not active

1 Event Buffer Overflow Interrupt active

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

EViEN 0(def) Event Buffer Interrupt disabled

1 Event Buffer Interrupt enabled

EViRQ 0(def) Event Buffer Interrupt not active

1 Event Buffer Interrupt active

\*Remark: On a RMW instruction a "1" is read; write "0" clears the interrupt; write "1" is ignored

Set by hardware, reset by software

STATUS[7:0] 0-128 Current FIFO filling status read only

LEVEL[7:0] 0-128 FIFO interrupt level (128 default)

**Eventbuffer**

- EVBUF0: Address 072F8h
- EVBUF1: Address 072FCCh

EVBUF0	31	30	29	28	27	26	25	24
	-	-	R0	R0	-	R0	-	R0/W
	23	22	21	20	19	18	17	16
	R/(W)							
	15	14	13	12	11	10	9	8
EVBUF1	-	R0	R0	R0	R0	R0	R/W	R/W0
	7	6	5	4	3	2	1	0
	R0	R/W						
	31	30	29	28	27	26	25	24
	R/(W)							
EVBUF1	23	22	21	20	19	18	17	16
	R/(W)							
	15	14	13	12	11	10	9	8
	R/(W)							
	7	6	5	4	3	2	1	0
EVBUF1	R/(W)							

EVCH      Holds channel number from Remote Handler RX event

EVIDX[7:0]      0-255 Holds index number from Remote Handler RX event

Bit8      reserved Bit

Always write 0 to this bit. The read value is the value written.

EVDATA0-3      4 bytes of payload data

\*Remark: It is recommended to read first EVBUF0 and after that EVBUF1

A read access to EVBUF0 triggers a retrieve of the current event message from the event buffer fifo and returns the channel number and event index.

A read access to EVBUF1 returns the data part of the a event message

### Apix® configuration

- APCFG0x (Link 0)
- APCFG1x (Link 1)

APCFG00/APCFG10	31	30	29	28	config byte 1	27	26	25	24
	0	R/W	0	R/W	0	R/W	0	R/W	0
	23	22	21	20	config byte 2	19	18	17	16
	0	R/W	0	R/W	1	R/W	0	R/W	0
	15	14	13	12	config byte 3	11	10	9	8
APCFG01/APCFG11	0	R/W	0	R/W	0	R/W	0	R/W	0
	7	6	5	4	config byte 4	3	2	1	0
	1	R/W	0	R/W	0	R/W	0	R/W	0
	31	30	29	28	config byte 5	27	26	25	24
	1	R/W	1	R/W	1	R/W	0	R/W	0
APCFG02/APCFG12	23	22	21	20	config byte 6	19	18	17	16
	0	R/W	0	R/W	0	R/W	0	R/W	0
	15	14	13	12	config byte 7	11	10	9	8
	0	R/W	0	R/W	0	R/W	0	R/W	0
	7	6	5	4	config byte 8	3	2	1	0
APCFG03/APCFG13	0	R/W	1	R/W	0	R/W	1	R/W	0
	31	30	29	28	config byte shell 1	27	26	25	24
	0	R/W	0	R/W	1	R/W	0	R/W	0
	23	22	21	20	config byte shell 2	19	18	17	16
	1	R/W	0	R/W	1	R/W	0/1	R/W	0
	15	14	13	12	config byte shell 3	11	10	9	8
	1	R/W	0	R/W	1	R/W	0	R/W	0
	7	6	5	4	config byte shell 4	3	2	1	0
	0	R/W	0	R/W	-	R/W	-	R/W	0

AShell and PHY configuration.

**Module ID**

- MODULEID: Address 07320h
- MODULEID[31:0]: Version of the APIX® controller

### 10.3 APIX® PHY Configuration

#### 10.3.1 Powerdown

Configuration Vector:		APCFG 00
Bit	Default	Description
31	0	global power down (upstream, downstream and PLL) 1: power down 0: power up
29	0	power down serializer and output driver (diff amp) 1: power down 0: power up
28	0	power down upstream path 1: power down 0: power up

#### 10.3.2 Nominal Current

Configuration Vector:		APCFG 01
Bit	Default	Description
19	0	nominal current setting (64 steps)
18	0	
17	0	
16	0	
15	0	
14	0	

#### 10.3.3 Pre-emphasis

Configuration Vector:		APCFG 00
Bit	Default	Description
26	0	pre-emphasis configuration: reduce output current (pre-emphasis) after N equal serial bits (N = 0..7)
25	0	
24	0	

Configuration Vector:		APCFG 01
Bit	Default	Description
13	0	pre-emphasis current setting (64 steps) 000000: min (0 mA - power down output driver) 111111: max
12	0	
11	0	
10	0	
9	0	
8	0	

#### 10.3.4 Sampling Offset

Configuration Vector:		APCFG 00
Bit	Default	Description
11	0	upstream sampling point configuration
10	0	0000: optimum sampling point when operating in 62.50 Mbit/s mode
9	0	0010: optimum sampling point when operating in 41.67 Mbit/s or 31.25 Mbit/s mode
8	0	0100: optimum sampling point when operating in 20.83 Mbit/s mode

#### 10.3.5 Charge Pump Control

Configuration Vector:		APCFG 01
Bit	Default	Description
23	1	charge pump current control
22	0	
21	0	
20	0	

#### 10.4 DMA transfer request

To request a DMA transfer by a Transaction Buffer, please configure the transfer request source in DMACAx as follows.

IS	EIS(DDNO)	RN	Function	Transfer stop request
10000	1010	160	APIX® Transaction Buffer 0	available
10001	1010	161	APIX® Transaction Buffer 1	available
10010	1010	162	APIX® Transaction Buffer 2	available
10011	1010	163	APIX® Transaction Buffer 3	available
10100	1010	164	APIX® Transaction Buffer 4	available
10101	1010	165	APIX® Transaction Buffer 5	available
10110	1010	166	APIX® Transaction Buffer 6	available
10111	1010	167	APIX® Transaction Buffer 7	available
11000	1010	168	APIX® Transaction Buffer 8	available
11001	1010	169	APIX® Transaction Buffer 9	available
11010	1010	170	APIX® Transaction Buffer 10	available
11011	1010	171	APIX® Transaction Buffer 11	available
11100	1010	172	APIX® Transaction Buffer 12	available
11101	1010	173	APIX® Transaction Buffer 13	available
11110	1010	174	APIX® Transaction Buffer 14	available
11111	1010	175	APIX® Transaction Buffer 15	available


## 10.5 Automotive Interconnect Pins

The AIC Pins also serve as general ports.

Pin name	Pin function	I/O format	Pull-up Pull-down	Standby control	Setting required to use
RCK0	AIC uplink clock of Apix® link0	CMOS output and CMOS hysteresis, CMOS Automotive hysteresis, TTL input	Programmable	Provided	Set port function mode PFR28: Bit0 = 1, EPFR28: Bit0 = 1
RDA00	AIC uplink data of Apix® link0				Set port function mode PFR28: Bit1 = 1, EPFR28: Bit1 = 1
RDA01					Set port function mode PFR28: Bit2 = 1, EPFR28: Bit2 = 1
TDA00	AIC downlink data of Apix® link0				Set port function mode PFR28: Bit5 = 1, EPFR28: Bit5 = 1
TDA01					Set port function mode PFR28: Bit6 = 1, EPFR28: Bit6 = 1
TCLI0	AIC downlink clock of Apix® link0				Set port function mode PFR28: Bit7 = 1, EPFR28: Bit7 = 1
RCK1	AIC uplink clock of Apix® link1				Set port function mode PFR17: Bit0 = 1, EPFR17: Bit0 = 1
RDA10	AIC uplink data of Apix® link1				Set port function mode PFR17: Bit1 = 1, EPFR17: Bit1 = 1
RDA11					Set port function mode PFR17: Bit2 = 1, EPFR17: Bit2 = 1
TDA10	AIC downlink data of Apix® link1				Set port function mode PFR17: Bit5 = 1, EPFR17: Bit5 = 1
TDA11					Set port function mode PFR17: Bit6 = 1, EPFR17: Bit6 = 1
TCLI1	AIC downlink clock of Apix® link1				Set port function mode PFR17: Bit7 = 1, EPFR17: Bit7 = 1

## 10.6 USECASES

### 10.6.1 Communication over APIX® link



#### Downlink over Pixelchannel


Downlink over Pixelchannel is provided by default configuration. Please configure the PHY according to Chapter 10.3 “APIX® PHY Configuration”

#### Downlink over Sidebandchannel


Register	Bit	Default	Value	Description
APCFG01	31	1	0	0: disable data mode / enable pixel stream mode 1: enable data mode / disable pixel stream mode

### 10.6.2 Communication over Automotive Interconnect to external AShell

#### 1Bit Datawidth




Register	Bit	Default	Value	Description
APCFGn1	31	1	0	0: disable data mode / enable pixel stream mode 1: enable data mode / disable pixel stream mode
APCFGn1	29	1	0	1: enable core clock of APIX® PHY 0: disable
APCFGn3	23	1	0	1: sbup_data[1:0] 0: sbup_data[0]
APCFGn3	21	1	0	1: sbdown_data[1:0] 0: sbdown_data[0]
APCFGn3	18	0	1	AShell: connect internal Ashell to external APIX® PHY through GPIO interface 1: enable 0: disable

**2Bit Datawidth**


Register	Bit	Default	Value	Description
APCFGn1	31	1	0	0: disable data mode / enable pixel stream mode 1: enable data mode / disable pixel stream mode
APCFGn1	29	1	0	1: enable core clock of APIX® PHY 0: disable
APCFGn3	18	0	1	AShell: connect internal Ashell to external APIX® PHY through GPIO interface 1: enable 0: disable

### 10.6.3 Communication over Automotive Interconnect to external PHY



Register	Bit	Default	Value	Description
APCFGn1	31	1	0	0: disable data mode / enable pixel stream mode 1: enable data mode / disable pixel stream mode
APCFGn1	29	1	0	1: enable core clock of APIX® PHY 0: disable
APCFGn3	22	0	1	AShell: validate sbup_data with 1: sbup_data[1] 0: sbup_valid
APCFGn3	20	0	1	AShell: generate sbdown clock and transmit as sbdown_data[1] 11: disable
APCFGn3	19	0	0	10: with use of internal counter (asynchronous to core_clk of APIX® PHY) 01: with use of sbdown_trigger (synchronous to core_clk of APIX® PHY) 00: disable
APCFGn3	18	0	1	AShell: connect internal Ashell to external APIX® PHY through GPIO interface 1: enable 0: disable
APCFGn3	2	0	t.b.d.	AShell: configures cycle time of sbdown clock (multiples of Ashell core clock) when sbdown_data are asynchronous (sbdown_data[1] is used as sbdown clock) or cfg_spi_over_sb is enabled 0x0B: recommended minimum (no low bandwidth mode, Ashell and APIX® PHY operate at same core clock frequency) 0x14: recommended minimum (low bandwidth mode 2, Ashell and APIX® PHY operate at 62.5 MHz) 0x26: recommended minimum (low bandwidth mode 1, Ashell and APIX® PHY operate at 62.5 MHz)
	1	0		
	0	0		
	30	0		
	29	1		
	28	0		
	27	0		
	26	1		
	25	1		
	24	0		

### 10.6.4 Caution

Up to now only the usecases “Downlink over Pixelchannel” and 10.6.3 “Communication over Automotive Interconnect to external PHY” are guaranteed.

## 11. Memory Space

The FR family has 4 Gbytes of logical address space ( $2^{32}$  addresses) available to the CPU by linear access.

### Direct addressing area

The following address space area is used for I/O.

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.

The size of directly addressable area depends on the length of the data being accessed as shown below.


Byte data access :  $000_H$  to  $0FF_H$

Half word access :  $000_H$  to  $1FF_H$

Word data access :  $000_H$  to  $3FF_H$

## 12. Memory Maps

### 12.1 CY91F467SA



## 13. I/O Map

### 13.1 CY91F467SA

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000H	PDR0 [R/W] XXXXXXX	PDR1 [R/W] XXXXXXX	PDR2 [R/W] XXXXXXX	PDR3 [R/W] XXXXXXX	T-unit port data register

↑ Read/write attribute  
 ↑ Register initial value after reset  
 ↓ Register name (column 1 register at address 4n, column 2 register at address 4n + 1...)  
 ↓ Leftmost register address (for word access, the register in column 1 becomes the MSB side of the data.)

Note : Initial values of register bits are represented as follows:

“ 1 ” : Initial value “ 1 ”

“ 0 ” : Initial value “ 0 ”

“ X ” : Initial value “ undefined ”

“ - ” : No physical register at this location

Access is barred with an undefined data access attribute.

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000000 <sub>H</sub>	PDR00 [R/W] XXXXXXXX	PDR01 [R/W] XXXXXXXX	Reserved		R-bus Port Data Register	
000004 <sub>H</sub>	Reserved	PDR05 [R/W] XXXXXXXX	PDR06 [R/W] XXXXXXXX	PDR07 [R/W] XXXXXXXX		
000008 <sub>H</sub>	PDR08 [R/W] X - X - XX	PDR09 [R/W] ---- XXXX	PDR10 [R/W] ---- X - XX	Reserved		
00000C <sub>H</sub>	Reserved		PDR14 [R/W] XXXXXXXX	PDR15 [R/W] ---- XXXX		
000010 <sub>H</sub>	PDR16 [R/W] XXXXXXXX	PDR17 [R/W] XXXXXXXX	PDR18 [R/W] - XXX - XXX	PDR19 [R/W] - XXX - XXX		
000014 <sub>H</sub>	PDR20 [R/W] - XXX - XXX	Reserved	PDR22 [R/W] XXXX - X - X	PDR23 [R/W] - X - XXXXX		
000018 <sub>H</sub>	PDR24 [R/W] XXXXXXXX	Reserved				
00001C <sub>H</sub>	PDR28 [R/W] XXXXXXXX	PDR29 [R/W] XXXXXXXX	Reserved			
000024 <sub>H</sub> to 00002C <sub>H</sub>	Reserved					
000030 <sub>H</sub>	EIRR0 [R/W] XXXXXXXX	ENIR0 [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		External interrupt (INT 0 to INT 7)	
000034 <sub>H</sub>	EIRR1 [R/W] XXXXXXXX	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		External interrupt (INT 8 to INT 15)	
000038 <sub>H</sub>	DICR [R/W] ----- 0	HRCL [R/W] 0 -- 11111	RBSYNC* <sup>1</sup>		Delay Interrupt	
00003C <sub>H</sub> to 00004C <sub>H</sub>	Reserved					
000050 <sub>H</sub>	SCR02 [R/W, W] 00000000	SMR02 [R/W, W] 00000000	SSR02 [R/W, R] 00001000	RDR02/TDR02 [R/W] 00000000	LIN-USART 2	
000054 <sub>H</sub>	ESCR02 [R/W] 00000X00	ECCR02 [R/W, R, W] -00000XX	Reserved			
000058 <sub>H</sub>	SCR03 [R/W, W] 00000000	SMR03 [R/W, W] 00000000	SSR03 [R/W, R] 00001000	RDR03/TDR03 [R/W] 00000000	LIN-USART 3	
00005C <sub>H</sub>	ESCR03 [R/W] 00000X00	ECCR03 [R/W, R, W] -00000XX	Reserved			

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000060 <sub>H</sub>	SCR04 [R/W, W] 00000000	SMR04 [R/W, W] 00000000	SSR04 [R/W, R] 00001000	RDR04/TDR04 [R/W] 00000000	LIN-USART 4 with FIFO
000064 <sub>H</sub>	ESCR04 [R/W] 00000X00	ECCR04 [R/W, R, W] -00000XX	FSR04 [R] --- 00000	FCR04 [R/W] 0001 - 000	
000068 <sub>H</sub>	SCR05 [R/W, W] 00000000	SMR05 [R/W, W] 00000000	SSR05 [R/W, R] 00001000	RDR05/TDR05 [R/W] 00000000	LIN-USART 5 with FIFO
00006C <sub>H</sub>	ESCR05 [R/W] 00000X00	ECCR05 [R/W, R, W] -00000XX	FSR05 [R] --- 00000	FCR05 [R/W] 0001 - 000	
000070 <sub>H</sub>	SCR06 [R/W, W] 00000000	SMR06 [R/W, W] 00000000	SSR06 [R/W, R] 00001000	RDR06/TDR06 [R/W] 00000000	LIN-USART 6 with FIFO
000074 <sub>H</sub>	ESCR06 [R/W] 00000X00	ECCR06 [R/W, R, W] -00000XX	FSR06 [R] --- 00000	FCR06 [R/W] 0001 - 000	
000078 <sub>H</sub>	SCR07 [R/W, W] 00000000	SMR07 [R/W, W] 00000000	SSR07 [R/W, R] 00001000	RDR07/TDR07 [R/W] 00000000	LIN-USART 7 with FIFO
00007C <sub>H</sub>	ESCR07 [R/W] 00000X00	ECCR07 [R/W, R, W] -00000XX	FSR07 [R] --- 00000	FCR07 [R/W] 0001 - 000	
000080 <sub>H</sub>	Reserved				
000084 <sub>H</sub>	BGR102 [R/W] 00000000	BGR002 [R/W] 00000000	BGR103 [R/W] 00000000	BGR003 [R/W] 00000000	Baud rate Generator LIN-USART 2 to 7
000088 <sub>H</sub>	BGR104 [R/W] 00000000	BGR004 [R/W] 00000000	BGR105 [R/W] 00000000	BGR005 [R/W] 00000000	
00008C <sub>H</sub>	BGR106 [R/W] 00000000	BGR006 [R/W] 00000000	BGR107 [R/W] 00000000	BGR007 [R/W] 00000000	
000090 <sub>H</sub> to 0000CC <sub>H</sub>	Reserved				
0000D0 <sub>H</sub>	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] ----- 00	ITBAL0 [R/W] 00000000	I <sup>2</sup> C 0
0000D4 <sub>H</sub>	ITMKH0 [R/W] 00 ----- 11	ITMKL0 [R/W] 11111111	ISMK0 [R/W] 01111111	ISBA0 [R/W] - 00000000	
0000D8 <sub>H</sub>	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] - 00111111	Reserved	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0000DC <sub>H</sub>	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBAH1[R/W] -----00	ITBAL1 [R/W] 00000000	I <sup>2</sup> C 1
0000E0 <sub>H</sub>	ITMKH1 [R/W] 00 ---- 11	ITMKL1 [R/W] 11111111	ISMK1 [R/W] 01111111	ISBA1 [R/W] - 00000000	
0000E4 <sub>H</sub>	Reserved	IDAR1 [R/W] 00000000	ICCR1 [R/W] - 00111111	Reserved	
0000E8 <sub>H</sub> to 0000FC <sub>H</sub>	Reserved				
000100 <sub>H</sub>	GCN10 [R/W] 00110010 00010000	Reserved	GCN20 [R/W] ---- 0000	PPG Control 0 to 3	
000104 <sub>H</sub>	GCN11 [R/W] 00110010 00010000	Reserved	GCN21 [R/W] ---- 0000	PPG Control 4 to 7	
000108 <sub>H</sub>	GCN12 [R/W] 00110010 00010000	Reserved	GCN22 [R/W] ---- 0000	PPG Control 8 to 11	
00010C <sub>H</sub>	Reserved				
000110 <sub>H</sub>	PTMR00 [R] 11111111 11111111	PCSR00 [W] XXXXXXXX XXXXXXXX		PPG 0	
000114 <sub>H</sub>	PDUT00 [W] XXXXXXXX XXXXXXXX	PCNH00 [R/W] 0000000 -	PCNL00 [R/W] 000000 - 0		
000118 <sub>H</sub>	PTMR01 [R] 11111111 11111111	PCSR01 [W] XXXXXXXX XXXXXXXX		PPG 1	
00011C <sub>H</sub>	PDUT01 [W] XXXXXXXX XXXXXXXX	PCNH01 [R/W] 0000000 -	PCNL01 [R/W] 000000 - 0		
000120 <sub>H</sub>	PTMR02 [R] 11111111 11111111	PCSR02 [W] XXXXXXXX XXXXXXXX		PPG2	
000124 <sub>H</sub>	PDUT02 [W] XXXXXXXX XXXXXXXX	PCNH02 [R/W] 0000000 -	PCNL02 [R/W] 000000 - 0		
000128 <sub>H</sub>	PTMR03 [R] 11111111 11111111	PCSR03 [W] XXXXXXXX XXXXXXXX		PPG3	
00012C <sub>H</sub>	PDUT03 [W] XXXXXXXX XXXXXXXX	PCNH03 [R/W] 0000000 -	PCNL03 [R/W] 000000 - 0		
000130 <sub>H</sub>	PTMR04 [R] 11111111 11111111	PCSR04 [W] XXXXXXXX XXXXXXXX		PPG 4	
000134 <sub>H</sub>	PDUT04 [W] XXXXXXXX XXXXXXXX	PCNH04 [R/W] 0000000 -	PCNL04 [R/W] 000000 - 0		
000138 <sub>H</sub>	PTMR05 [R] 11111111 11111111	PCSR05 [W] XXXXXXXX XXXXXXXX		PPG 5	
00013C <sub>H</sub>	PDUT05 [W] XXXXXXXX XXXXXXXX	PCNH05 [R/W] 0000000 -	PCNL05 [R/W] 000000 - 0		

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000140 <sub>H</sub>	PTMR06 [R] 11111111 11111111		PCSR06 [W] XXXXXXXX XXXXXXXX		PPG 6	
000144 <sub>H</sub>	PDUT06 [W] XXXXXXXX XXXXXXXX		PCNH06 [R/W] 0000000 -	PCNL06 [R/W] 0000000 - 0		
000148 <sub>H</sub>	PTMR07 [R] 11111111 11111111		PCSR07 [W] XXXXXXXX XXXXXXXX		PPG 7	
00014C <sub>H</sub>	PDUT07 [W] XXXXXXXX XXXXXXXX		PCNH07 [R/W] 0000000 -	PCNL07 [R/W] 0000000 - 0		
000150 <sub>H</sub>	PTMR08 [R] 11111111 11111111		PCSR08 [W] XXXXXXXX XXXXXXXX		PPG 8	
000154 <sub>H</sub>	PDUT08 [W] XXXXXXXX XXXXXXXX		PCNH08 [R/W] 0000000 -	PCNL08 [R/W] 0000000 - 0		
000158 <sub>H</sub>	PTMR09 [R] 11111111 11111111		PCSR09 [W] XXXXXXXX XXXXXXXX		PPG 9	
00015C <sub>H</sub>	PDUT09 [W] XXXXXXXX XXXXXXXX		PCNH09 [R/W] 0000000 -	PCNL09 [R/W] 0000000 - 0		
000160 <sub>H</sub>	PTMR10 [R] 11111111 11111111		PCSR10 [W] XXXXXXXX XXXXXXXX		PPG 10	
000164 <sub>H</sub>	PDUT10 [W] XXXXXXXX XXXXXXXX		PCNH10 [R/W] 0000000 -	PCNL10 [R/W] 0000000 - 0		
000168 <sub>H</sub>	PTMR11 [R] 11111111 11111111		PCSR11 [W] XXXXXXXX XXXXXXXX		PPG 11	
00016C <sub>H</sub>	PDUT11 [W] XXXXXXXX XXXXXXXX		PCNH11 [R/W] 0000000 -	PCNL11 [R/W] 0000000 - 0		
000170 <sub>H</sub>	P0TMCSRH [R/W] - 0 - 000 - 0	P0TMCSRL [R/W] --- 00000	P1TMCSRH [R/W] - 0 - 000 - 0	P1TMCSRL [R/W] --- 00000	Pulse Frequency Modulator	
000174 <sub>H</sub>	P0TMRLR [W] XXXXXXXX XXXXXXXX		P0TMR [R] XXXXXXXX XXXXXXXX			
000178 <sub>H</sub>	P1TMRLR [W] XXXXXXXX XXXXXXXX		P1TMR [R] XXXXXXXX XXXXXXXX			
00017C <sub>H</sub>	Reserved					
000180 <sub>H</sub>	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	Input Capture 0 to 3	
000184 <sub>H</sub>	IPCP0 [R] XXXXXXXX XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXXX			
000188 <sub>H</sub>	IPCP2 [R] XXXXXXXX XXXXXXXX		IPCP3 [R] XXXXXXXX XXXXXXXX			

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00018CH	OCS01 [R/W] --- 0 -- 00 0000 -- 00		OCS23 [R/W] --- 0 -- 00 0000 -- 00		Output Compare 0 to 3
000190H	OCCP0 [R/W] XXXXXXXX XXXXXXXX		OCCP1 [R/W] XXXXXXXX XXXXXXXX		
000194H	OCCP2 [R/W] XXXXXXXX XXXXXXXX		OCCP3 [R/W] XXXXXXXX XXXXXXXX		
000198H	SGCRH [R/W] 0000 -- 00	SGCRL [R/W] -- 0 -- 000	SGFR [R/W, R] XXXXXXXX XXXXXXXX		Sound Generator
00019CH	SGAR [R/W] 00000000	Reserved	SGTR [R/W] XXXXXXXX	SGDR [R/W] XXXXXXXX	
0001A0H	ADERH [R/W] 00000000 00000000		ADERL [R/W] 00000000 00000000		A/D Converter
0001A4	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 000000XX	ADCR0 [R] XXXXXXXX	
0001A8H	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] --- 00000	ADECH [R/W] --- 00000	
0001ACH	ACSR0 [R/W] - 11XXX00		Reserved		Alarm Comparator 0
0001B0H	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload Timer 0 (PPG 0, PPG 1)
0001B4H	Reserved		TMCSRHO [R/W] --- 00000	TMCSRL0 [R/W] 0 - 000000	
0001B8H	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload Timer 1 (PPG 2, PPG 3)
0001BCH	Reserved		TMCSRHI [R/W] --- 00000	TMCSRL1 [R/W] 0 - 000000	
0001C0H	TMRLR2 [W] XXXXXXXX XXXXXXXX		TMR2 [R] XXXXXXXX XXXXXXXX		Reload Timer 2 (PPG 4, PPG 5)
0001C4H	Reserved		TMCSRH2 [R/W] --- 00000	TMCSRL2 [R/W] 0 - 000000	
0001C8H	TMRLR3 [W] XXXXXXXX XXXXXXXX		TMR3 [R] XXXXXXXX XXXXXXXX		Reload Timer 3 (PPG 6, PPG 7)
0001CCH	Reserved		TMCSRHI [R/W] --- 00000	TMCSRL3 [R/W] 0 - 000000	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0001D0 <sub>H</sub>	TMRLR4 [W] XXXXXXXX XXXXXXXX		TMR4 [R] XXXXXXXX XXXXXXXX		Reload Timer 4 (PPG 8, PPG 9)
0001D4 <sub>H</sub>	Reserved		TMCSR4 [R/W] --- 00000	TMCSRL4 [R/W] 0 - 000000	
0001D8 <sub>H</sub>	TMRLR5 [W] XXXXXXXX XXXXXXXX		TMR5 [R] XXXXXXXX XXXXXXXX		Reload Timer 5 (PPG 10, PPG 11)
0001DC <sub>H</sub>	Reserved		TMCSR5 [R/W] --- 00000	TMCSRL5 [R/W] 0 - 000000	
0001E0 <sub>H</sub>	TMRLR6 [W] XXXXXXXX XXXXXXXX		TMR6 [R] XXXXXXXX XXXXXXXX		Reload Timer 6 (PPG 12, PPG 13)
0001E4 <sub>H</sub>	Reserved		TMCSR6 [R/W] --- 00000	TMCSRL6 [R/W] 0 - 000000	
0001E8 <sub>H</sub>	TMRLR7 [W] XXXXXXXX XXXXXXXX		TMR7 [R] XXXXXXXX XXXXXXXX		Reload Timer 7 (PPG 14, PPG 15) (A/D Converter)
0001EC <sub>H</sub>	Reserved		TMCSR7 [R/W] --- 00000	TMCSRL7 [R/W] 0 - 000000	
0001F0 <sub>H</sub>	TCDT0 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS0 [R/W] 00000000	Free Running Timer 0 (ICU 0, ICU 1)
0001F4 <sub>H</sub>	TCDT1 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS1 [R/W] 00000000	Free Running Timer 1 (ICU 2, ICU 3)
0001F8 <sub>H</sub>	TCDT2 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS2 [R/W] 00000000	Free Running Timer 2 (OCU 0, OCU 1)
0001FC <sub>H</sub>	TCDT3 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS3 [R/W] 00000000	Free Running Timer 3 (OCU 2, OCU 3)

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000200 <sub>H</sub>	DMACA0 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC	
000204 <sub>H</sub>	DMACB0 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX					
000208 <sub>H</sub>	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00020C <sub>H</sub>	DMACB1 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX					
000210 <sub>H</sub>	DMACA2 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX					
000214 <sub>H</sub>	DMACB2 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX					
000218 <sub>H</sub>	DMACA3 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00021C <sub>H</sub>	DMACB3 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX					
000220 <sub>H</sub>	DMACA4 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX					
000224 <sub>H</sub>	DMACB4 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX					
000228 <sub>H</sub> to 00023C <sub>H</sub>	Reserved					
000240 <sub>H</sub>	DMACR [R/W] 00 - 0000	Reserved				
000244 <sub>H</sub> to 0002CC <sub>H</sub>	Reserved					
0002D0 <sub>H</sub>	Reserved	ICS045 [R/W] 00000000	Reserved	ICS67 [R/W] 00000000	Input Capture 4 to 7	
0002D4 <sub>H</sub>	IPCP4 [R] XXXXXXXX XXXXXXXX		IPCP5 [R] XXXXXXXX XXXXXXXX			
0002D8 <sub>H</sub>	IPCP6 [R] XXXXXXXX XXXXXXXX		IPCP7 [R] XXXXXXXX XXXXXXXX			
0002DC <sub>H</sub> to 0002EC <sub>H</sub>	Reserved					
0002F0 <sub>H</sub>	TCDT4 [R/W] XXXXXXXX XXXXXXXX	Reserved	TCCS4 [R/W] 00000000		Free Running Timer 4  (ICU 4, ICU 5)	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0002F4 <sub>H</sub>	TCDT5 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS5 [R/W] 00000000	Free Running Timer 5 (ICU 6, ICU 7)
0002F8 <sub>H</sub>	TCDT6 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS6 [R/W] 00000000	Free Running Timer 6
0002FC <sub>H</sub>	TCDT7 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS7 [R/W] 00000000	Free Running Timer 7
000300 <sub>H</sub>	UDRC1 [W] 00000000	UDRC0 [W] 00000000	UDCR1 [R] 00000000	UDCR0 [R] 00000000	Up/Down Counter 0/1
000304 <sub>H</sub>	UDCCH0 [R/W] 00000000	UDCCL0 [R/W] 00000000	Reserved	UDCS0 [R/W] 00000000	
000308 <sub>H</sub>	UDCCH1 [R/W] 00000000	UDCCL1 [R/W] 00000000	Reserved	UDCS1 [R/W] 00000000	
00030C <sub>H</sub>	Reserved				
000310 <sub>H</sub>	UDRC3 [W] 00000000	UDRC2 [W] 00000000	UDCR3 [R] 00000000	UDCR2 [R] 00000000	Up/Down Counter 2/3
000314 <sub>H</sub>	UDCCH2 [R/W] 00000000	UDCCL2 [R/W] 00000000	Reserved	UDCS2 [R/W] 00000000	
000318 <sub>H</sub>	UDCCH3 [R/W] 00000000	UDCCL3 [R/W] 00000000	Reserved	UDCS3 [R/W] 00000000	
00031C <sub>H</sub>	Reserved				
000320 <sub>H</sub>	GCN13 [R/W] 00110010 00010000		Reserved	GCN23 [R/W] ---- 0000	PPG Control 12 to 15
000324 <sub>H</sub> to 00032C <sub>H</sub>	Reserved				
000330 <sub>H</sub>	PTMR12 [R] 11111111 11111111		PCSR12 [W] XXXXXXXX XXXXXXXX		PPG 12
000334 <sub>H</sub>	PDUT12 [W] XXXXXXXX XXXXXXXX		PCNH12 [R/W] 0000000 -	PCNL12 [R/W] 0000000 - 0	
000338 <sub>H</sub>	PTMR13 [R] 11111111 11111111		PCSR13 [W] XXXXXXXX XXXXXXXX		PPG 13
00033C <sub>H</sub>	PDUT13 [W] XXXXXXXX XXXXXXXX		PCNH13 [R/W] 0000000 -	PCNL13 [R/W] 0000000 - 0	
000340 <sub>H</sub>	PTMR14 [R] 11111111 11111111		PCSR14 [W] XXXXXXXX XXXXXXXX		PPG 14
000344 <sub>H</sub>	PDUT14 [W] XXXXXXXX XXXXXXXX		PCNH14 [R/W] 0000000 -	PCNL14 [R/W] 0000000 - 0	

*(Continued)*

Address	Register				Block			
	+ 0	+ 1	+ 2	+ 3				
000348 <sub>H</sub>	PTMR15 [R] 11111111 11111111		PCSR15 [W] XXXXXXXX XXXXXXXX		PPG 15			
00034C <sub>H</sub>	PDUT15 [W] XXXXXXXX XXXXXXXX		PCNH15 [R/W] 0000000 -	PCNL15 [R/W] 0000000 - 0				
000350 <sub>H</sub> to 000364 <sub>H</sub>	Reserved							
000368 <sub>H</sub>	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000	ITBAH2 [R/W] ----- 00	ITBAL2 [R/W] 00000000	I <sup>2</sup> C 2			
00036C <sub>H</sub>	ITMKH2 [R/W] 00 ----- 11	ITMKL2 [R/W] 11111111	ISMK2 [R/W] 01111111	ISBA2 [R/W] - 00000000				
000370 <sub>H</sub>	Reserved	IDAR2 [R/W] 00000000	ICCR2 [R/W] - 00111111	Reserved				
000374 <sub>H</sub> to 00038C <sub>H</sub>	Reserved							
000390 <sub>H</sub>	ROMS [R] 11111111 00000000		Reserved		ROM Select Register			
000394 <sub>H</sub> to 0003EC <sub>H</sub>	Reserved							
0003F0 <sub>H</sub>	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit Search Module			
0003F4 <sub>H</sub>	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0003F8 <sub>H</sub>	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0003FC <sub>H</sub>	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
000400 <sub>H</sub> to 00043C <sub>H</sub>	Reserved							

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000440 <sub>H</sub>	ICR00 [R/W] ---11111	ICR01 [R/W] ---11111	ICR02 [R/W] ---11111	ICR03 [R/W] ---11111	Interrupt Controller
000444 <sub>H</sub>	ICR04 [R/W] ---11111	ICR05 [R/W] ---11111	ICR06 [R/W] ---11111	ICR07 [R/W] ---11111	
000448 <sub>H</sub>	ICR08 [R/W] ---11111	ICR09 [R/W] ---11111	ICR10 [R/W] ---11111	ICR11 [R/W] ---11111	
00044C <sub>H</sub>	ICR12 [R/W] ---11111	ICR13 [R/W] ---11111	ICR14 [R/W] ---11111	ICR15 [R/W] ---11111	
000450 <sub>H</sub>	ICR16 [R/W] ---11111	ICR17 [R/W] ---11111	ICR18 [R/W] ---11111	ICR19 [R/W] ---11111	
000454 <sub>H</sub>	ICR20 [R/W] ---11111	ICR21 [R/W] ---11111	ICR22 [R/W] ---11111	ICR23 [R/W] ---11111	
000458 <sub>H</sub>	ICR24 [R/W] ---11111	ICR25 [R/W] ---11111	ICR26 [R/W] ---11111	ICR27 [R/W] ---11111	
00045C <sub>H</sub>	ICR28 [R/W] ---11111	ICR29 [R/W] ---11111	ICR30 [R/W] ---11111	ICR31 [R/W] ---11111	
000460 <sub>H</sub>	ICR32 [R/W] ---11111	ICR33 [R/W] ---11111	ICR34 [R/W] ---11111	ICR35 [R/W] ---11111	
000464 <sub>H</sub>	ICR36 [R/W] ---11111	ICR37 [R/W] ---11111	ICR38 [R/W] ---11111	ICR39 [R/W] ---11111	
000468 <sub>H</sub>	ICR40 [R/W] ---11111	ICR41 [R/W] ---11111	ICR42 [R/W] ---11111	ICR43 [R/W] ---11111	
00046C <sub>H</sub>	ICR44 [R/W] ---11111	ICR45 [R/W] ---11111	ICR46 [R/W] ---11111	ICR47 [R/W] ---11111	
000470 <sub>H</sub>	ICR48 [R/W] ---11111	ICR49 [R/W] ---11111	ICR50 [R/W] ---11111	ICR51 [R/W] ---11111	
000474 <sub>H</sub>	ICR52 [R/W] ---11111	ICR53 [R/W] ---11111	ICR54 [R/W] ---11111	ICR55 [R/W] ---11111	
000478 <sub>H</sub>	ICR56 [R/W] ---11111	ICR57 [R/W] ---11111	ICR58 [R/W] ---11111	ICR59 [R/W] ---11111	
00047C <sub>H</sub>	ICR60 [R/W] ---11111	ICR61 [R/W] ---11111	ICR62 [R/W] ---11111	ICR63 [R/W] ---11111	
000480 <sub>H</sub>	RSRR [R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXX - 00	CTBR [W] XXXXXXXXXX	Clock Control
000484 <sub>H</sub>	CLKR [R/W] ----0000	WPR [W] XXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488 <sub>H</sub>	Reserved				
00048C <sub>H</sub>	PLLDIVM [R/W] ----0000	PLLDIVN [R/W] --000000	PLLDIVG [R/W] ----0000	PLLDIVG [W] 00000000	PLL Interface
000490 <sub>H</sub>	PLLCRTL [R/W] ----0000	Reserved			

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000494 <sub>H</sub>	OSCC1 [R/W] ----- 010	OSCS1 [R/W] 00001111	OSCC2 [R/W] ----- 010	OSCS2 [R/W] 00001111	Main/Sub Oscillator Control
000498 <sub>H</sub>	PORTEN [R/W] ----- 00	Reserved			Port Input Enable Control
00049C <sub>H</sub>	Reserved				
0004A0 <sub>H</sub>	Reserved	WTCER [R/W] ----- 00	WTCR [R/W] 00000000 000 - 00 - 0		Real Time Clock (Watch Timer)
0004A4 <sub>H</sub>	Reserved	WTBR [R/W] --- XXXXX XXXXXXXXX XXXXXXXXX			
0004A8 <sub>H</sub>	WTHR [R/W] --- 00000	WTMR [R/W] -- 000000	WTSR [R/W] - 000000	Reserved	Clock- Supervisor / Selector / Monitor
0004AC <sub>H</sub>	CSVTR [R/W] --- 00010	CSVCR [R/W] 00011100	CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	
0004B0 <sub>H</sub>	CUCR [R/W] ----- 0 - 00		CUTD [R/W] 10000000 00000000		Calibration of Sub Clock
0004B4 <sub>H</sub>	CUTR1 [R] ----- 00000000		CUTR2 [R] 00000000 00000000		
0004B8 <sub>H</sub>	CMPR [R/W] -- 000010 11111101		Reserved	CMCR [R/W] - 001 -- 00	Clock Modulator
0004BC <sub>H</sub>	CMT1 [R/W] 00000000 1 --- 0000		CMT2 [R/W] -- 000000 00000000		
0004C0 <sub>H</sub>	CANPRE [R/W] -- 000000	CANCKD [R/W] ----- 00*3	Reserved		CAN Clock Control
0004C4 <sub>H</sub>	LVSEL [R/W] 00000111	LVDET [R/W] 0000 0 - 00	HWWDE [R/W] ----- 00	HWWD [R/W, W] 00011000	Low Voltage Detection/Hardware Watchdog
0004C8 <sub>H</sub>	OSCRH [R/W] 000 - - 001	OSCRL [R/W] ----- 000	WPCRH [R/W] 00 --- 000	WPCRL [R/W] ----- 00	Main-/Sub-Oscillation Stabilization Timer
0004CC <sub>H</sub>	OSCCR [R/W] ----- 0	Reserved	REGSEL [R/W] -- 000100	REGCTR [R/W] --- 0 - - 00	Main- Oscillation Standby Control Main-/Subregulator Control
0004D0 <sub>H</sub> to 00063C <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 1111**00 00100000* <sup>4</sup>		
000644 <sub>H</sub>	ASR1 [R/W] XXXXXXXX XXXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXXX		
000648 <sub>H</sub>	ASR2 [R/W] XXXXXXXX XXXXXXXX		ACR2 [R/W] XXXXXXXX XXXXXXXX		
00064C <sub>H</sub>	ASR3 [R/W] XXXXXXXX XXXXXXXX		ACR3 [R/W] XXXXXXXX XXXXXXXX		
000650 <sub>H</sub>	ASR4 [R/W] XXXXXXXX XXXXXXXX		ACR4 [R/W] XXXXXXXX XXXXXXXX		
000654 <sub>H</sub>	ASR5 [R/W] XXXXXXXX XXXXXXXX		ACR5 [R/W] XXXXXXXX XXXXXXXX		
000658 <sub>H</sub>	ASR6 [R/W] XXXXXXXX XXXXXXXX		ACR6 [R/W] XXXXXXXX XXXXXXXX		
00065C <sub>H</sub>	ASR7 [R/W] XXXXXXXX XXXXXXXX		ACR7 [R/W] XXXXXXXX XXXXXXXX		
000660 <sub>H</sub>	AWR0 [R/W] 01001111 11111011		AWR1 [R/W] XXXXXXXX XXXXXXXX		
000664 <sub>H</sub>	AWR2 [R/W] XXXXXXXX XXXXXXXX		AWR3 [R/W] XXXXXXXX XXXXXXXX		
000668 <sub>H</sub>	AWR4 [R/W] XXXXXXXX XXXXXXXX		AWR5 [R/W] XXXXXXXX XXXXXXXX		
00066C <sub>H</sub>	AWR6 [R/W] XXXXXXXX XXXXXXXX		AWR7 [R/W] XXXXXXXX XXXXXXXX		
000670 <sub>H</sub>	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	Reserved		
000674 <sub>H</sub>	Reserved				
000678 <sub>H</sub>	IORW0 [R/W] XXXXXXXX	IORW1 [R/W] XXXXXXXX	IORW2 [R/W] XXXXXXXX	Reserved	
00067C <sub>H</sub>	Reserved				
000680 <sub>H</sub>	CSER [R/W] 00000001	CHER [R/W] 11111111	Reserved	TCR [R/W] 0000**** * <sup>5</sup>	
000684 <sub>H</sub>	RCRH [R/W] 00XXXXXX	RCRL [R/W] XXXX0XXX	Reserved		
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	Reserved				
0007FC <sub>H</sub>	Reserved	MODR [W] XXXXXXXX	Reserved		Mode Register

External Bus

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000800 <sub>H</sub> to 000CFCH <sub>H</sub>	Reserved					
000D00H	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Reserved		R-bus Port Data Direct Read Register	
000D04H	Reserved	PDRD05 [R] XXXXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX		
000D08H	PDRD08 [R] X - X - XX	PDRD09 [R] ---- XXXX	PDRD10 [R] ---- X - XX	Reserved		
000D0CH <sub>H</sub>	Reserved		PDRD14 [R] XXXXXXXX	PDRD15 [R] ---- XXXX		
000D10H	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXXXXXX	PDRD18 [R] - XXX - XXX	PDRD19 [R] - XXX - XXX		
000D14H	PDRD20 [R] - XXX - XXX	Reserved	PDRD22 [R] XXXX - X - X	PDRD23 [R] - X - XXXX		
000D18H	PDRD24 [R] XXXXXXXX	Reserved	Reserved			
000D1CH <sub>H</sub>	PDRD28 [R] XXXXXXXX	PDRD29 [R] XXXXXXXX	Reserved			
000D20H to 000D3CH <sub>H</sub>	Reserved					
000D40H	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	Reserved		R-bus Port Direction Register	
000D44H	Reserved	DDR05 [R/W] 00000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000		
000D48H	DDR08 [R/W] 0 - 0 - 00	DDR09 [R/W] ---- 0000	DDR10 [R/W] ---- 0 - 00	Reserved		
000D4CH <sub>H</sub>	Reserved	Reserved	DDR14 [R/W] 00000000	DDR15 [R/W] ---- 0000		
000D50H	DDR16 [R/W] 00000000	DDR17 [R/W] 00000000	DDR18 [R/W] - 000 - 000	DDR19 [R/W] - 000 - 000		
000D54H	DDR20 [R/W] - 000 - 000	Reserved	DDR22 [R/W] 0000 - 0 - 0	DDR23 [R/W] - 0 - 00000		
000D58H	DDR24 [R/W] 00000000	Reserved	Reserved	Reserved		
000D5CH <sub>H</sub>	DDR28 [R/W] 00000000	DDR29 [R/W] 00000000	Reserved			
000D60H to 000D7CH <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000D80 <sub>H</sub>	PFR00 [R/W] 00000000	PFR01 [R/W] 00000000	Reserved		R-bus Port Function Register	
000D84 <sub>H</sub>	Reserved	PFR05 [R/W] 00000000	PFR06 [R/W] 00000000	PFR07 [R/W] 00000000		
000D88 <sub>H</sub>	PFR08 [R/W] 0 - - 0 - - 00	PFR09 [R/W] ---- 0000	PFR10 [R/W] ---- 0 - 00	Reserved		
000D8C <sub>H</sub>	Reserved		PFR14 [R/W] 00000000	PFR15 [R/W] ---- 0000		
000D90 <sub>H</sub>	PFR16 [R/W] 00000000	PFR17 [R/W] 00000000	PFR18 [R/W] - 000 - 000	PFR19 [R/W] - 000 - 000		
000D94 <sub>H</sub>	PFR20 [R/W] - 000 - 000	Reserved	PFR22 [R/W] 0000 - 0 - 0	PFR23 [R/W] - 0 - 0000		
000D98 <sub>H</sub>	PFR24 [R/W] 00000000	Reserved				
000D9C <sub>H</sub>	PFR28 [R/W] 00000000	PFR29 [R/W] 00000000	Reserved			
000DA0 <sub>H</sub> to 000DBC <sub>H</sub>	Reserved					
000DC0 <sub>H</sub>	EPFR00 [R/W] -----	EPFR01 [R/W] -----	Reserved		R-bus Extra Port Function Register	
000DC4 <sub>H</sub>	Reserved	EPFR05 [R/W] -----	EPFR06 [R/W] -----	EPFR07 [R/W] -----		
000DC8 <sub>H</sub>	EPFR08 [R/W] -----	EPFR09 [R/W] -----	EPFR10 [R/W] ----- 0	Reserved		
000DCC <sub>H</sub>	Reserved		EPFR14 [R/W] 00000000	EPFR15 [R/W] ---- 0000		
000DD0 <sub>H</sub>	EPFR16 [R/W] 0000 - - -	EPFR17 [R/W] - 000 - 000	EPFR18 [R/W] - 000 - 000	EPFR19 [R/W] - 0 - - 0 - -		
000DD4 <sub>H</sub>	EPFR20 [R/W] - 000 - 000	Reserved	EPFR22 [R/W] -----	EPFR23 [R/W] -----		
000DD8 <sub>H</sub>	EPFR24 [R/W] -----	Reserved				
000DDC <sub>H</sub>	EPFR28 [R/W] - 000 - 000	EPFR29 [R/W] -----	Reserved			
000DE0 <sub>H</sub> to 000DFC <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000E00 <sub>H</sub>	PODR00 [R/W] 00000000	PODR01 [R/W] 00000000	Reserved		R-bus Port Output Drive Select Register	
000E04 <sub>H</sub>	Reserved	PODR05 [R/W] 00000000	PODR06 [R/W] 00000000	PODR07 [R/W] 00000000		
000E08 <sub>H</sub>	PODR08 [R/W] 0 - - 0 - - 00	PODR09 [R/W] ---- 0000	PODR10 [R/W] ---- 0 - 00	Reserved		
000E0C <sub>H</sub>	Reserved		PODR14 [R/W] 00000000	PODR15 [R/W] ---- 0000		
000E10 <sub>H</sub>	PODR16 [R/W] 00000000	PODR17 [R/W] 0000 - - -	PODR18 [R/W] - 000 - 000	PODR19 [R/W] - 000 - 000		
000E14 <sub>H</sub>	PODR20 [R/W] - 000 - 000	Reserved	PODR22 [R/W] 0000 - 0 - 0	PODR23 [R/W] - 0 - 0000		
000E18 <sub>H</sub>	PODR24 [R/W] 00000000	Reserved				
000E1C <sub>H</sub>	PODR28 [R/W] 00000000	PODR29 [R/W] 00000000	Reserved			
000E20 <sub>H</sub> to 000E3C <sub>H</sub>	Reserved					
000E40 <sub>H</sub>	PILR00 [R/W] 00000000	PILR01 [R/W] 00000000	Reserved		R-bus Port Input Level Select Register	
000E44 <sub>H</sub>	Reserved	PILR05 [R/W] 00000000	PILR06 [R/W] 00000000	PILR07 [R/W] 00000000		
000E48 <sub>H</sub>	PILR08 [R/W] 0 - - 0 - - 00	PILR09 [R/W] ---- 0000	PILR10 [R/W] ---- 0 - 00	Reserved		
000E4C <sub>H</sub>	Reserved		PILR14 [R/W] 00000000	PILR15 [R/W] ---- 0000		
000E50 <sub>H</sub>	PILR16 [R/W] 00000000	PILR17 [R/W] 0000 - - -	PILR18 [R/W] - 000 - 000	PILR19 [R/W] - 000 - 000		
000E54 <sub>H</sub>	PILR20 [R/W] - 000 - 000	Reserved	PILR22 [R/W] 0000 - 0 - 0	PILR23 [R/W] - 0 - 0000		
000E58 <sub>H</sub>	PILR24 [R/W] 00000000	Reserved				
000E5C <sub>H</sub>	PILR28 [R/W] 00000000	PILR29 [R/W] 00000000	Reserved			
000E60 <sub>H</sub> to 000E7C <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000E80 <sub>H</sub>	EPILR00 [R/W] 00000000	EPILR01 [R/W] 00000000	Reserved		R-bus Extra Port Input Level Select Register	
000E84 <sub>H</sub>	Reserved	EPILR05 [R/W] 00000000	EPILR06 [R/W] 00000000	EPILR07 [R/W] 00000000		
000E88 <sub>H</sub>	EPILR08 [R/W] 0 - - 0 - - 00	EPILR09 [R/W] ---- 0000	EPILR10 [R/W] ---- 0 - 00	Reserved		
000E8C <sub>H</sub>	Reserved		EPILR14 [R/W] 00000000	EPILR15 [R/W] ---- 0000		
000E90 <sub>H</sub>	EPILR16 [R/W] 00000000	EPILR17 [R/W] 0000 - - -	EPILR18 [R/W] - 000 - 000	EPILR19 [R/W] - 000 - 000		
000E94 <sub>H</sub>	EPILR20 [R/W] - 000 - 000	Reserved	EPILR22 [R/W] 0000 - 0 - 0	EPILR23 [R/W] - 0 - 0000		
000E98 <sub>H</sub>	EPILR24 [R/W] 00000000	Reserved				
000E9C <sub>H</sub>	EPILR28 [R/W] 00000000	EPILR29 [R/W] 00000000	Reserved			
000EA0 <sub>H</sub> to 000EBC <sub>H</sub>	Reserved					
000EC0 <sub>H</sub>	PPER00 [R/W] 00000000	PPER01 [R/W] 00000000	Reserved		R-bus Port Pull-Up/Down Enable Register	
000EC4 <sub>H</sub>	Reserved	PPER05 [R/W] 00000000	PPER06 [R/W] 00000000	PPER07 [R/W] 00000000		
000EC8 <sub>H</sub>	PPER08 [R/W] 0 - - 0 - - 00	PPER09 [R/W] ---- 0000	PPER10 [R/W] ---- 0 - 00	Reserved		
000ECC <sub>H</sub>	Reserved		PPER14 [R/W] 00000000	PPER15 [R/W] ---- 0000		
000ED0 <sub>H</sub>	PPER16 [R/W] 00000000	PPER17 [R/W] 0000 - - -	PPER18 [R/W] - 000 - 000	PPER19 [R/W] - 000 - 000		
000ED4 <sub>H</sub>	PPER20 [R/W] - 000 - 000	Reserved	PPER22 [R/W] 0000 - 0 - 0	PPER23 [R/W] - 0 - 0000		
000ED8 <sub>H</sub>	PPER24 [R/W] 00000000	Reserved				
000EDC <sub>H</sub>	PPER28 [R/W] 00000000	PPER29 [R/W] 00000000	Reserved			
000EE0 <sub>H</sub> to 000EFC <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000F00 <sub>H</sub>	PPCR00 [R/W] 11111111	PPCR01 [R/W] 11111111	Reserved		R-bus Port Pull-Up/Down Control Register	
000F04 <sub>H</sub>	Reserved	PPCR05 [R/W] 11111111	PPCR06 [R/W] 11111111	PPCR07 [R/W] 11111111		
000F08 <sub>H</sub>	PPCR08 [R/W] 1 - - 1 - 11	PPCR09 [R/W] ---- 1111	PPCR10 [R/W] ---- 1 - 11	Reserved		
000F0C <sub>H</sub>	Reserved		PPCR14 [R/W] 11111111	PPCR15 [R/W] ---- 1111		
000F10 <sub>H</sub>	PPCR16 [R/W] 11111111	PPCR17 [R/W] 11111111	PPCR18 [R/W] - 111 - 111	PPCR19 [R/W] - 111 - 111		
000F14 <sub>H</sub>	PPCR20 [R/W] - 111 - 111	Reserved	PPCR22 [R/W] 1111 - 1 - 1	PPCR23 [R/W] - 1 - 1111		
000F18 <sub>H</sub>	PPCR24 [R/W] 11111111	Reserved				
000F1C <sub>H</sub>	PPCR28 [R/W] 11111111	PPCR29 [R/W] 11111111	Reserved			
000F20 <sub>H</sub> to 000F3C <sub>H</sub>	Reserved					
001000 <sub>H</sub>	DMASA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC	
001004 <sub>H</sub>	DMADA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001008 <sub>H</sub>	DMASA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00100C <sub>H</sub>	DMADA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001010 <sub>H</sub>	DMASA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001014 <sub>H</sub>	DMADA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001018 <sub>H</sub>	DMASA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00101C <sub>H</sub>	DMADA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001020 <sub>H</sub>	DMASA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001024 <sub>H</sub>	DMADA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
001028 <sub>H</sub> to 001FFC <sub>H</sub>	Reserved					
002000 <sub>H</sub> to 006FFC <sub>H</sub>	CY91F467SA Flash-cache size is 8 Kbytes : 004000 <sub>H</sub> to 005FFC <sub>H</sub>				Flash-cache / I-RAM area	
007000 <sub>H</sub>	FMCS [R/W] 01101000	FMCR [R] --- 00000	FCHCR [R/W] ----- 00 10000011		Flash Memory/ Flash-cache/ I-RAM Control Register	
007004 <sub>H</sub>	FMWT [R/W] 11111111 11111111	FMWT2 [R] - 001 -----	FMPS [R/W] ----- 000			
007008 <sub>H</sub>	FMAC [R] 00000000 00000000 00000000 00000000					
00700C <sub>H</sub>	FCHA0 [R/W] ----- 00000 00000000 00000000					
007010 <sub>H</sub>	FCHA1 [R/W] ----- 00000 00000000 00000000				Flash-cache Non-cacheable area setting Register	
007014 <sub>H</sub> to 0071FC <sub>H</sub>	Reserved					
007200 <sub>H</sub>	RHCTRL[R/W] 00 -- 0000 ----- 0000 - 000 -----				Automotive Remote Handler Control	
007204 <sub>H</sub>	Reserved					
007208 <sub>H</sub>	CHCTRL0[R/W] --- 0 --- 000 --- 00 - 0000000 - - 00 - 111				APIX® Control/Status	
00720C <sub>H</sub>	CHSTAT0[R] 00000000 ----- 00000000 00000000					
007210 <sub>H</sub>	CHWDG0[R/W] 00 -- 0000 00000000 xxxxxxxx xxxxxxxx					
007214 <sub>H</sub>	CHCTRL1[R/W] --- 0 --- 000 --- 00 - 0000000 - - 00 - 111					
007218 <sub>H</sub>	CHSTAT1[R] 00000000 ----- 00000000 00000000					
00721C <sub>H</sub>	CHWDG1[R/W] 00 -- 0000 00000000 xxxxxxxx xxxxxxxx					

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
007220 <sub>H</sub>	TBCTRL00[R/W] --- 00000 0000 - 000		TBCTRL01[R/W] --- 00000 0000 - 000		Automotive Remote Handler Transaction Buffer Control
007224 <sub>H</sub>	TBCTRL02[R/W] --- 00000 0000 - 000		TBCTRL03[R/W] --- 00000 0000 - 000		
007228 <sub>H</sub>	TBCTRL04[R/W] --- 00000 0000 - 000		TBCTRL05[R/W] --- 00000 0000 - 000		
00722C <sub>H</sub>	TBCTRL06[R/W] --- 00000 0000 - 000		TBCTRL07[R/W] --- 00000 0000 - 000		
007230 <sub>H</sub>	TBCTRL08[R/W] --- 00000 0000 - 000		TBCTRL09[R/W] --- 00000 0000 - 000		
007234 <sub>H</sub>	TBCTRL10[R/W] --- 00000 0000 - 000		TBCTRL11[R/W] --- 00000 0000 - 000		
007238 <sub>H</sub>	TBCTRL12[R/W] --- 00000 0000 - 000		TBCTRL13[R/W] --- 00000 0000 - 000		
00723C <sub>H</sub>	TBCTRL14[R/W] --- 00000 0000 - 000		TBCTRL15[R/W] --- 00000 0000 - 000		
007240 <sub>H</sub>	TBIRQ[R] 00000000 00000000		Reserved		Automotive Remote Handler Interrupt
007244 <sub>H</sub> to 00724C <sub>H</sub>	Reserved				
007250 <sub>H</sub>	TFCRTL00[R/W] 00 - 00000	TFIDX00[R/W] 00000000	TFCRTL01[R/W] 00 - 00000	TFIDX01[R/W] 00000000	Transaction Frame
007254 <sub>H</sub>	TFCRTL02[R/W] 00 - 00000	TFIDX02[R/W] 00000000	TFCRTL03[R/W] 00 - 00000	TFIDX03[R/W] 00000000	
007258 <sub>H</sub>	TFCRTL04[R/W] 00 - 00000	TFIDX04[R/W] 00000000	TFCRTL05[R/W] 00 - 00000	TFIDX05[R/W] 00000000	
00725C <sub>H</sub>	TFCRTL06[R/W] 00 - 00000	TFIDX06[R/W] 00000000	TFCRTL07[R/W] 00 - 00000	TFIDX07[R/W] 00000000	
007260 <sub>H</sub>	TFCRTL08[R/W] 00 - 00000	TFIDX08[R/W] 00000000	TFCRTL09[R/W] 00 - 00000	TFIDX09[R/W] 00000000	
007264 <sub>H</sub>	TFCRTL10[R/W] 00 - 00000	TFIDX10[R/W] 00000000	TFCRTL11[R/W] 00 - 00000	TFIDX11[R/W] 00000000	
007268 <sub>H</sub>	TFCRTL12[R/W] 00 - 00000	TFIDX12[R/W] 00000000	TFCRTL13[R/W] 00 - 00000	TFIDX13[R/W] 00000000	
00726C <sub>H</sub>	TFCRTL14[R/W] 00 - 00000	TFIDX14[R/W] 00000000	TFCRTL15[R/W] 00 - 00000	TFIDX15[R/W] 00000000	
007270 <sub>H</sub>	TFADDR00[R/W] ----- 0000 00000000 00000000				
007274 <sub>H</sub>	TFADDR01[R/W] ----- 0000 00000000 00000000				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
007278 <sub>H</sub>	TFADDR02[R/W] ----- 0000 00000000 00000000				
00727C <sub>H</sub>	TFADDR03[R/W] ----- 0000 00000000 00000000				
007280 <sub>H</sub>	TFADDR04[R/W] ----- 0000 00000000 00000000				
007284 <sub>H</sub>	TFADDR05[R/W] ----- 0000 00000000 00000000				
007288 <sub>H</sub>	TFADDR06[R/W] ----- 0000 00000000 00000000				
00728C <sub>H</sub>	TFADDR07[R/W] ----- 0000 00000000 00000000				
007290 <sub>H</sub>	TFADDR08[R/W] ----- 0000 00000000 00000000				
007294 <sub>H</sub>	TFADDR09[R/W] ----- 0000 00000000 00000000				
007298 <sub>H</sub>	TFADDR10[R/W] ----- 0000 00000000 00000000				
00729C <sub>H</sub>	TFADDR11[R/W] ----- 0000 00000000 00000000				
0072A0 <sub>H</sub>	TFADDR12[R/W] ----- 0000 00000000 00000000				
0072A4 <sub>H</sub>	TFADDR13[R/W] ----- 0000 00000000 00000000				
0072A8 <sub>H</sub>	TFADDR14[R/W] ----- 0000 00000000 00000000				
0072AC <sub>H</sub>	TFADDR15[R/W] ----- 0000 00000000 00000000				
0072B0 <sub>H</sub>	TFDATA00[R/W] 00000000 00000000 00000000 00000000				
0072B4 <sub>H</sub>	TFDATA01[R/W] 00000000 00000000 00000000 00000000				
0072B8 <sub>H</sub>	TFDATA02[R/W] 00000000 00000000 00000000 00000000				
0072BC <sub>H</sub>	TFDATA03[R/W] 00000000 00000000 00000000 00000000				
0072C0 <sub>H</sub>	TFDATA04[R/W] 00000000 00000000 00000000 00000000				
0072C4 <sub>H</sub>	TFDATA05[R/W] 00000000 00000000 00000000 00000000				
0072C8 <sub>H</sub>	TFDATA06[R/W] 00000000 00000000 00000000 00000000				

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
0072CC <sub>H</sub>	TFDATA07[R/W] 00000000 00000000 00000000 00000000					
0072D0 <sub>H</sub>	TFDATA08[R/W] 00000000 00000000 00000000 00000000					
0072D4 <sub>H</sub>	TFDATA09[R/W] 00000000 00000000 00000000 00000000					
0072D8 <sub>H</sub>	TFDATA10[R/W] 00000000 00000000 00000000 00000000					
0072DC <sub>H</sub>	TFDATA11[R/W] 00000000 00000000 00000000 00000000					
0072E0 <sub>H</sub>	TFDATA12[R/W] 00000000 00000000 00000000 00000000					
0072E4 <sub>H</sub>	TFDATA13[R/W] 00000000 00000000 00000000 00000000					
0072E8 <sub>H</sub>	TFDATA14[R/W] 00000000 00000000 00000000 00000000					
0072EC <sub>H</sub>	TFDATA15[R/W] 00000000 00000000 00000000 00000000					
0072F0 <sub>H</sub>	EVCTRL[R/W] ----- 0 0 - 000000 00000000 00000000				Automotive Remote Handler Eventcontrol	
0072F4 <sub>H</sub>	Reserved					
0072F8 <sub>H</sub>	EVBUF0[R/W] ----- 0 00000000 -----				Automotive Remote Handler Eventqueue	
0072FC <sub>H</sub>	EVBUF1[R/W] 00000000 00000000 00000000 00000000					
007300 <sub>H</sub>	APCFG00[R/W] 00000000 00110000 00000000 10010000				APIX® Configuration	
007304 <sub>H</sub>	APCFG01[R/W] 11110000 10000000 00000000 01001000					
007308 <sub>H</sub>	APCFG02[R/W] 00000010 00000010 01000000 -----					
00730C <sub>H</sub>	APCFG03[R/W] 00100110 10100000 10011010 00 --- 000					
007310 <sub>H</sub>	APCFG10[R/W] 00000000 00110000 00000000 10010000					
007314 <sub>H</sub>	APCFG11[R/W] 11110000 00000000 00000000 01001000					
007318 <sub>H</sub>	APCFG12[R/W] 00000010 00000010 01000000 -----					
00731C <sub>H</sub>	APCFG13[R/W] 00100110 10100100 10011010 00 --- 000					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
007320 <sub>H</sub>	MODULEID[R] 0 ----- *----- *----- *----- *6				Version of APIX® Controller	
007324 <sub>H</sub> to 007FFC <sub>H</sub>	Reserved					
008000 <sub>H</sub> to 00BFFC <sub>H</sub>	CY91F467SA Boot-ROM size is 4 Kbytes : 00B000 <sub>H</sub> to 00BFFC <sub>H</sub> (instruction access is 1 wait cycle, data access is 1 wait cycle)				Boot ROM area	
00C000 <sub>H</sub>	CTRLR0 [R/W] 00000000 00000001	STATR0 [R/W] 00000000 00000000			CAN 0 Control Register	
00C004 <sub>H</sub>	ERRCNT0 [R] 00000000 00000000	BTR0 [R/W] 00100011 00000001				
00C008 <sub>H</sub>	INTR0 [R] 00000000 00000000	TESTR0 [R/W] 00000000 X0000000				
00C00C <sub>H</sub>	BRPE0 [R/W] 00000000 00000000	CBSYNC*2				
00C010 <sub>H</sub>	IF1CREQ0 [R/W] 00000000 00000001	IF1CMSK0 [R/W] 00000000 00000000			CAN 0 IF 1 Register	
00C014 <sub>H</sub>	IF1MSK20 [R/W] 11111111 11111111	IF1MSK10 [R/W] 11111111 11111111				
00C018 <sub>H</sub>	IF1ARB20 [R/W] 00000000 00000000	IF1ARB10 [R/W] 00000000 00000000				
00C01C <sub>H</sub>	IF1MCTR0 [R/W] 00000000 00000000	Reserved				
00C020 <sub>H</sub>	IF1DTA10 [R/W] 00000000 00000000	IF1DTA20 [R/W] 00000000 00000000			CAN 0 IF 1 Register	
00C024 <sub>H</sub>	IF1DTB10 [R/W] 00000000 00000000	IF1DTB20 [R/W] 00000000 00000000				
00C028 <sub>H</sub> , 00C02C <sub>H</sub>	Reserved					
00C030 <sub>H</sub>	IF1DTA20 [R/W] 00000000 00000000	IF1DTA10 [R/W] 00000000 00000000				
00C034 <sub>H</sub>	IF1DTB20 [R/W] 00000000 00000000	IF1DTB10 [R/W] 00000000 00000000				
00C038 <sub>H</sub> , 00C03C <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
00C040 <sub>H</sub>	IF2CREQ0 [R/W] 00000000 00000001		IF2CMSK0 [R/W] 00000000 00000000		CAN 0 IF 2 Register	
00C044 <sub>H</sub>	IF2MSK20 [R/W] 11111111 11111111		IF2MSK10 [R/W] 11111111 11111111			
00C048 <sub>H</sub>	IF2ARB20 [R/W] 00000000 00000000		IF2ARB10 [R/W] 00000000 00000000			
00C04C <sub>H</sub>	IF2MCTR0 [R/W] 00000000 00000000		Reserved			
00C050 <sub>H</sub>	IF2DTA10 [R/W] 00000000 00000000		IF2DTA20 [R/W] 00000000 00000000			
00C054 <sub>H</sub>	IF2DTB10 [R/W] 00000000 00000000		IF2DTB20 [R/W] 00000000 00000000			
00C058 <sub>H</sub> , 00C05C <sub>H</sub>	Reserved					
00C060 <sub>H</sub>	IF2DTA20 [R/W] 00000000 00000000		IF2DTA10 [R/W] 00000000 00000000			
00C064 <sub>H</sub>	IF2DTB20 [R/W] 00000000 00000000		IF2DTB10 [R/W] 00000000 00000000			
00C068 <sub>H</sub> to 00C07C <sub>H</sub>	Reserved					
00C080 <sub>H</sub>	TREQR20 [R] 00000000 00000000		TREQR10 [R] 00000000 00000000		CAN 0 Status Flags	
00C084 <sub>H</sub> to 00C08C <sub>H</sub>	Reserved					
00C090 <sub>H</sub>	NEWDT20 [R] 00000000 00000000		NEWDT10 [R] 00000000 00000000			
00C094 <sub>H</sub> to 00C09C <sub>H</sub>	Reserved					
00C0A0 <sub>H</sub>	INTPND20 [R] 00000000 00000000		INTPND10 [R] 00000000 00000000			
00C0A4 <sub>H</sub> to 00C0AC <sub>H</sub>	Reserved					
00C0B0 <sub>H</sub>	MSGVAL20 [R] 00000000 00000000		MSGVAL10 [R] 00000000 00000000			
00C0B4 <sub>H</sub> to 00C0FC <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C100 <sub>H</sub>	CTRLR1 [R/W] 00000000 00000001		STATR1 [R/W] 00000000 00000000		CAN 1 Control Register
00C104 <sub>H</sub>	ERRCNT1 [R] 00000000 00000000		BTR1 [R/W] 00100011 00000001		
00C108 <sub>H</sub>	INTR1 [R] 00000000 00000000		TESTR1 [R/W] 00000000 X0000000		
00C10C <sub>H</sub>	BRPE1 [R/W] 00000000 00000000		Reserved		
00C110 <sub>H</sub>	IF1CREQ1 [R/W] 00000000 00000001		IF1CMSK1 [R/W] 00000000 00000000		CAN 1 IF 1 Register
00C114 <sub>H</sub>	IF1MSK21 [R/W] 11111111 11111111		IF1MSK11 [R/W] 11111111 11111111		
00C118 <sub>H</sub>	IF1ARB21 [R/W] 00000000 00000000		IF1ARB11 [R/W] 00000000 00000000		
00C11C <sub>H</sub>	IF1MCTR1 [R/W] 00000000 00000000		Reserved		
00C120 <sub>H</sub>	IF1DTA11 [R/W] 00000000 00000000		IF1DTA21 [R/W] 00000000 00000000		CAN 1 IF 1 Register
00C124 <sub>H</sub>	IF1DTB21 [R/W] 00000000 00000000		IF1DTB21 [R/W] 00000000 00000000		
00C128 <sub>H</sub> , 00C12C <sub>H</sub>	Reserved				
00C130 <sub>H</sub>	IF1DTA21 [R/W] 00000000 00000000		IF1DTA11 [R/W] 00000000 00000000		
00C134 <sub>H</sub>	IF1DTB21 [R/W] 00000000 00000000		IF1DTB21 [R/W] 00000000 00000000		
00C138 <sub>H</sub> , 00C13C <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
00C140 <sub>H</sub>	IF2CREQ1 [R/W] 00000000 00000001		IF2CMSK1 [R/W] 00000000 00000000		CAN 1 IF 2 Register	
00C144 <sub>H</sub>	IF2MSK21 [R/W] 11111111 11111111		IF2MSK11 [R/W] 11111111 11111111			
00C148 <sub>H</sub>	IF2ARB21 [R/W] 00000000 00000000		IF2ARB11 [R/W] 00000000 00000000			
00C14C <sub>H</sub>	IF2MCTR1 [R/W] 00000000 00000000		Reserved			
00C150 <sub>H</sub>	IF2DTA11 [R/W] 00000000 00000000		IF2DTA21 [R/W] 00000000 00000000			
00C154 <sub>H</sub>	IF2DTB11 [R/W] 00000000 00000000		IF2DTB21 [R/W] 00000000 00000000			
00C158 <sub>H</sub> , 00C15C <sub>H</sub>	Reserved					
00C160 <sub>H</sub>	IF2DTA21 [R/W] 00000000 00000000		IF2DTA11 [R/W] 00000000 00000000			
00C164 <sub>H</sub>	IF2DTB21 [R/W] 00000000 00000000		IF2DTB11 [R/W] 00000000 00000000			
00C168 <sub>H</sub> to 00C17C <sub>H</sub>	Reserved					
00C180 <sub>H</sub>	TREQR21 [R] 00000000 00000000		TREQR11 [R] 00000000 00000000		CAN 1 Status Flags	
00C184 <sub>H</sub> to 00C18C <sub>H</sub>	Reserved					
00C190 <sub>H</sub>	NEWDT21 [R] 00000000 00000000		NEWDT11 [R] 00000000 00000000			
00C194 <sub>H</sub> to 00C19C <sub>H</sub>	Reserved					
00C1A0 <sub>H</sub>	INTPND21 [R] 00000000 00000000		INTPND11 [R] 00000000 00000000		CAN 1 Status Flags	
00C1A4 <sub>H</sub> to 00C1AC <sub>H</sub>	Reserved					
00C1B0 <sub>H</sub>	MSGVAL21 [R] 00000000 00000000		MSGVAL11 [R] 00000000 00000000			
00C1B4 <sub>H</sub> to 00C1FC <sub>H</sub>	Reserved					

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C200 <sub>H</sub> to 00EFFC <sub>H</sub>	Reserved				
00F000 <sub>H</sub>	BCTRL [R/W] ----- 11111100 00000000				
00F004 <sub>H</sub>	BSTAT [R/W] ----- 000 00000000 10 -- 0000				
00F008 <sub>H</sub>	BIAC [R] ----- 00000000 00000000				
00F00C <sub>H</sub>	BOAC [R] ----- 00000000 00000000				
00F010 <sub>H</sub>	BIRQ [R/W] ----- 00000000 00000000				
00F014 <sub>H</sub> to 00F01C <sub>H</sub>	Reserved				
00F020 <sub>H</sub>	BCR0 [R/W] ----- 00000000 00000000 00000000				
00F024 <sub>H</sub>	BCR1 [R/W] ----- 00000000 00000000 00000000				
00F028 <sub>H</sub>	BCR2 [R/W] ----- 00000000 00000000 00000000				
00F02C <sub>H</sub>	BCR3 [R/W] ----- 00000000 00000000 00000000				
00F030 <sub>H</sub> to 00F07C <sub>H</sub>	Reserved				
00F080 <sub>H</sub>	BAD0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EDSU / MPU
00F084 <sub>H</sub>	BAD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F088 <sub>H</sub>	BAD2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F08C <sub>H</sub>	BAD3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F090 <sub>H</sub>	BAD4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F094 <sub>H</sub>	BAD5 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F098 <sub>H</sub>	BAD6 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

*(Continued)*

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00F09CH		BAD7 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			EDSU / MPU
00F0A0H		BAD8 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0A4H		BAD9 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0A8H		BAD10 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0ACH		BAD11 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0B0H		BAD12 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0B4H		BAD13 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0B8H		BAD14 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0BCH		BAD15 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
00F0C0H to 01FFFCH	Reserved				
020000H to 02FFFCH	CY91F467SA D-RAM size is 32 Kbytes : 028000H to 02FFFCH (data access is 0 wait cycles)				D-RAM area
030000H to 037FFCH	CY91F467SA ID-RAM size is 32 Kbytes : 030000H to 037FFCH (instruction access is 0 wait cycles, data access is 1 wait cycle)				ID-RAM area
038000H to 03FFFCH	Reserved				

\*1 : Use a read access ( byte or halfword) to this address to synchronize the CPU operation (e.g. the interrupt acceptance of the CPU) to a preceding write access to the resources on R-bus (e.g. to an interrupt flag) on following address (0x0000-0x01FF, 0x0280-0x037F, 0x0400-0x063F and 0x0C00-0xFFFF).

\*2 : Use a read access ( byte or halfword) to this address to synchronize the CPU operation (e.g. the interrupt acceptance of the CPU) to a preceding write access to the CANS on D-bus (e.g. to an interrupt flag) on following address (0x0000-0xFFFF).

\*3 : depends on the number of available CAN channels

\*4 : ACRO [11 : 10] depends on Mode vector fetch information on bus width

\*5 : TCR [3 : 0] INIT value = 0000, keeps value after RST

\*6 : Datecode of APIX® controller version

### 13.2 Flash memory and external bus area

32bit write mode	dat[31:0]				dat[31:0]					
16bit write mode	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]			
Address	Register								Block	
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7		
040000 <sub>H</sub> to 05FFF8 <sub>H</sub>	SA8 (64kB)				SA9 (64kB)				ROMS0	
060000 <sub>H</sub> to 07FFF8 <sub>H</sub>	SA10 (64kB)				SA11 (64kB)				ROMS1	
080000 <sub>H</sub> to 09FFF8 <sub>H</sub>	SA12 (64kB)				SA13 (64kB)				ROMS2	
0A0000 <sub>H</sub> to 0BFFF8 <sub>H</sub>	SA14 (64kB)				SA15 (64kB)				ROMS3	
0C0000 <sub>H</sub> to 0DFFF8 <sub>H</sub>	SA16 (64kB)				SA17 (64kB)				ROMS4	
0E0000 <sub>H</sub> to 0FFFF0 <sub>H</sub>	SA18 (64kB)				SA19 (64kB)				ROMS5	
0FFFF8H	FMV [R] 06 00 00 00H				FRV [R] 00 00 BF F8H					
100000 <sub>H</sub> to 11FFF8 <sub>H</sub>	SA20 (64kB)				SA21 (64kB)				ROMS6	
120000 <sub>H</sub> to 13FFF8 <sub>H</sub>	SA22 (64kB)				SA23 (64kB)					
140000 <sub>H</sub> to 143FF8 <sub>H</sub>	SA0 (8kB)				SA1 (8kB)				ROMS7	
144000 <sub>H</sub> to 17FF8 <sub>H</sub>	SA2 (8kB)				SA3 (8kB)					
148000 <sub>H</sub> to 14BFF8 <sub>H</sub>	SA4 (8kB)				SA5 (8kB)					
14C000 <sub>H</sub> to 14FFF8 <sub>H</sub>	SA6 (8kB)				SA7 (8kB)					
150000 <sub>H</sub> to 17FF8 <sub>H</sub>	Reserved									

(Continued)

(Continued)

32bit write mode	dat[31:0]				dat[31:0]				
16bit write mode	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
180000 <sub>H</sub> to 1BFFF8 <sub>H</sub>	External Bus Area								ROMS8
1C0000 <sub>H</sub> to 1FFFF8 <sub>H</sub>	External Bus Area								ROMS9
200000 <sub>H</sub> to 27FFF8 <sub>H</sub>	External Bus Area								ROMS10
280000 <sub>H</sub> to 2FFFF8 <sub>H</sub>	External Bus Area								ROMS11
300000 <sub>H</sub> to 37FFF8 <sub>H</sub>	External Bus Area								ROMS12
380000 <sub>H</sub> to 3FFFF8 <sub>H</sub>	External Bus Area								ROMS13
400000 <sub>H</sub> to 47FFF8 <sub>H</sub>	External Bus Area								ROMS14
480000 <sub>H</sub> to 4FFFF8 <sub>H</sub>	External Bus Area								ROMS15

Note: Write operations to address 0FFFF8<sub>H</sub> and 0FFFC<sub>H</sub> are not possible. When reading these addresses, the values shown above will be read.

## 14. Interrupt Vector Table

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA	
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	RN <sup>*5</sup>	Stop <sup>*6</sup>
Reset	0	00	—	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	—	—
Mode vector	1	01	—	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	—	—
System reserved	2	02	—	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	—	—
System reserved	3	03	—	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	—	—
System reserved	4	04	—	—	3EC <sub>H</sub>	000FFFEC <sub>H</sub>	—	—
CPU supervisor mode (INT #5 instruction) <sup>*7</sup>	5	05	—	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	—	—
Memory Protection exception <sup>*7</sup>	6	06	—	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	—	—
System reserved	7	07	—	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	—	—
System reserved	8	08	—	—	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	—	—
System reserved	9	09	—	—	3D8 <sub>H</sub>	000FFF8D8 <sub>H</sub>	—	—
System reserved	10	0A	—	—	3D4 <sub>H</sub>	000FFF8D4 <sub>H</sub>	—	—
System reserved	11	0B	—	—	3D0 <sub>H</sub>	000FFF8D0 <sub>H</sub>	—	—
System reserved	12	0C	—	—	3CC <sub>H</sub>	000FFF8C8 <sub>H</sub>	—	—
System reserved	13	0D	—	—	3C8 <sub>H</sub>	000FFF8C4 <sub>H</sub>	—	—
Undefined instruction exception	14	0E	—	—	3C4 <sub>H</sub>	000FFF8C0 <sub>H</sub>	—	—
NMI request	15	0F	F <sub>H</sub> fixed		3C0 <sub>H</sub>	000FFF80 <sub>H</sub>	—	—
External Interrupt 0	16	10	ICR00	440 <sub>H</sub>	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0, 16	—
External Interrupt 1	17	11			3B8 <sub>H</sub>	000FFF8B8 <sub>H</sub>	1, 17	—
External Interrupt 2	18	12	ICR01	441 <sub>H</sub>	3B4 <sub>H</sub>	000FFF8B4 <sub>H</sub>	2, 18	—
External Interrupt 3	19	13			3B0 <sub>H</sub>	000FFF8B0 <sub>H</sub>	3, 19	—
External Interrupt 4	20	14	ICR02	442 <sub>H</sub>	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	20	—
External Interrupt 5	21	15			3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	21	—
External Interrupt 6	22	16	ICR03	443 <sub>H</sub>	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	22	—
External Interrupt 7	23	17			3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	23	—
External Interrupt 8	24	18	ICR04	444 <sub>H</sub>	39C <sub>H</sub>	000FFF9C <sub>H</sub>	—	—
External Interrupt 9	25	19			398 <sub>H</sub>	000FFF98 <sub>H</sub>	—	—
External Interrupt 10	26	1A	ICR05	445 <sub>H</sub>	394 <sub>H</sub>	000FFF94 <sub>H</sub>	—	—
External Interrupt 11	27	1B			390 <sub>H</sub>	000FFF90 <sub>H</sub>	—	—
External Interrupt 12	28	1C	ICR06	446 <sub>H</sub>	38C <sub>H</sub>	000FFF8C <sub>H</sub>	—	—
External Interrupt 13	29	1D			388 <sub>H</sub>	000FFF88 <sub>H</sub>	—	—

(Continued)

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA	
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	RN <sup>*5</sup>	Stop <sup>*6</sup>
External Interrupt 14	30	1E	ICR07	447 <sub>H</sub>	384 <sub>H</sub>	000FFF84 <sub>H</sub>	—	—
External Interrupt 15	31	1F			380 <sub>H</sub>	000FFF80 <sub>H</sub>	—	—
Reload Timer 0	32	20	ICR08	448 <sub>H</sub>	37C <sub>H</sub>	000FFF7C <sub>H</sub>	4, 32	—
Reload Timer 1	33	21			378 <sub>H</sub>	000FFF78 <sub>H</sub>	5, 33	—
Reload Timer 2	34	22	ICR09	449 <sub>H</sub>	374 <sub>H</sub>	000FFF74 <sub>H</sub>	34	—
Reload Timer 3	35	23			370 <sub>H</sub>	000FFF70 <sub>H</sub>	35	—
Reload Timer 4	36	24	ICR10	44A <sub>H</sub>	36C <sub>H</sub>	000FFF6C <sub>H</sub>	36	—
Reload Timer 5	37	25			368 <sub>H</sub>	000FFF68 <sub>H</sub>	37	—
Reload Timer 6	38	26	ICR11	44B <sub>H</sub>	364 <sub>H</sub>	000FFF64 <sub>H</sub>	38	—
Reload Timer 7	39	27			360 <sub>H</sub>	000FFF60 <sub>H</sub>	39	—
Free Run Timer 0	40	28	ICR12	44C <sub>H</sub>	35C <sub>H</sub>	000FFF5C <sub>H</sub>	40	—
Free Run Timer 1	41	29			358 <sub>H</sub>	000FFF58 <sub>H</sub>	41	—
Free Run Timer 2	42	2A	ICR13	44D <sub>H</sub>	354 <sub>H</sub>	000FFF54 <sub>H</sub>	42	—
Free Run Timer 3	43	2B			350 <sub>H</sub>	000FFF50 <sub>H</sub>	43	—
Free Run Timer 4	44	2C	ICR14	44E <sub>H</sub>	34C <sub>H</sub>	000FFF4C <sub>H</sub>	44	—
Free Run Timer 5	45	2D			348 <sub>H</sub>	000FFF48 <sub>H</sub>	45	—
Free Run Timer 6	46	2E	ICR15	44F <sub>H</sub>	344 <sub>H</sub>	000FFF44 <sub>H</sub>	46	—
Free Run Timer 7	47	2F			340 <sub>H</sub>	000FFF40 <sub>H</sub>	47	—
CAN 0	48	30	ICR16	450 <sub>H</sub>	33C <sub>H</sub>	000FFF3C <sub>H</sub>	—	—
CAN 1	49	31			338 <sub>H</sub>	000FFF38 <sub>H</sub>	—	—
System reserved	50	32	ICR17	451 <sub>H</sub>	334 <sub>H</sub>	000FFF34 <sub>H</sub>	—	—
System reserved	51	33			330 <sub>H</sub>	000FFF30 <sub>H</sub>	—	—
System reserved	52	34	ICR18	452 <sub>H</sub>	32C <sub>H</sub>	000FFF2C <sub>H</sub>	—	—
System reserved	53	35			328 <sub>H</sub>	000FFF28 <sub>H</sub>	—	—
System reserved	54	36	ICR19	453 <sub>H</sub>	324 <sub>H</sub>	000FFF24 <sub>H</sub>	6, 48	—
System reserved	55	37			320 <sub>H</sub>	000FFF20 <sub>H</sub>	7, 49	—
System reserved	56	38	ICR20	454 <sub>H</sub>	31C <sub>H</sub>	000FFF1C <sub>H</sub>	8, 50	—
System reserved	57	39			318 <sub>H</sub>	000FFF18 <sub>H</sub>	9, 51	—
LIN-USART 2 RX	58	3A	ICR21	455 <sub>H</sub>	314 <sub>H</sub>	000FFF14 <sub>H</sub>	52	—
LIN-USART 2 TX	59	3B			310 <sub>H</sub>	000FFF10 <sub>H</sub>	53	—
LIN-USART 3 RX	60	3C	ICR22	456 <sub>H</sub>	30C <sub>H</sub>	000FFF0C <sub>H</sub>	54	—
LIN-USART 3 TX	61	3D			308 <sub>H</sub>	000FFF08 <sub>H</sub>	55	—

*(Continued)*

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA	
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	RN <sup>*5</sup>	Stop <sup>*6</sup>
System reserved	62	3E	ICR23 <sup>*3</sup>	457 <sub>H</sub>	304 <sub>H</sub>	000FFF04 <sub>H</sub>	—	—
Delayed Interrupt	63	3F			300 <sub>H</sub>	000FFF00 <sub>H</sub>	—	—
System reserved <sup>*4</sup>	64	40	(ICR24)	(458 <sub>H</sub> )	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	—	—
System reserved <sup>*4</sup>	65	41			2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	—	—
LIN-USART (FIFO) 4 RX	66	42	ICR25	459 <sub>H</sub>	2F4 <sub>H</sub>	000FFEF4 <sub>H</sub>	10, 56	10, 56
LIN-USART (FIFO) 4 TX	67	43			2F0 <sub>H</sub>	000FFEF0 <sub>H</sub>	11, 57	—
LIN-USART (FIFO) 5 RX	68	44	ICR26	45A <sub>H</sub>	2EC <sub>H</sub>	000FFEEC <sub>H</sub>	12, 58	12, 58
LIN-USART (FIFO) 5 TX	69	45			2E8 <sub>H</sub>	000FFEE8 <sub>H</sub>	13, 59	—
LIN-USART (FIFO) 6 RX	70	46	ICR27	45B <sub>H</sub>	2E4 <sub>H</sub>	000FFEE4 <sub>H</sub>	60	60
LIN-USART (FIFO) 6 TX	71	47			2E0 <sub>H</sub>	000FFEE0 <sub>H</sub>	61	—
LIN-USART (FIFO) 7 RX	72	48	ICR28	45C <sub>H</sub>	2DC <sub>H</sub>	000FFEDC <sub>H</sub>	62	62
LIN-USART (FIFO) 7 TX	73	49			2D8 <sub>H</sub>	000FFED8 <sub>H</sub>	63	—
I <sup>2</sup> C 0 / I <sup>2</sup> C 2	74	4A	ICR29	45D <sub>H</sub>	2D4 <sub>H</sub>	000FFED4 <sub>H</sub>	28, 30	28, 30
I <sup>2</sup> C 1	75	4B			2D0 <sub>H</sub>	000FFED0 <sub>H</sub>	29	29
APIX® Event/ Eventlevel/ Eventbufferoverflow/ Fatal Error/Watchdog	76	4C	ICR30	45E <sub>H</sub>	2CC <sub>H</sub>	000FFECC <sub>H</sub>	—	—
System reserved	77	4D			2C8 <sub>H</sub>	000FFEC8 <sub>H</sub>	65	—
System reserved	78	4E	ICR31	45F <sub>H</sub>	2C4 <sub>H</sub>	000FFEC4 <sub>H</sub>	66	—
System reserved	79	4F			2C0 <sub>H</sub>	000FFEC0 <sub>H</sub>	67	—
APIX® Transaction Buffer	80	50	ICR32	460 <sub>H</sub>	2BC <sub>H</sub>	000FFEBCH	160-175	160-175
System reserved	81	51			2B8 <sub>H</sub>	000FFEB8 <sub>H</sub>	69	—
System reserved	82	52	ICR33	461 <sub>H</sub>	2B4 <sub>H</sub>	000FFEB4 <sub>H</sub>	70	—
System reserved	83	53			2B0 <sub>H</sub>	000FFEB0 <sub>H</sub>	71	—
System reserved	84	54	ICR34	462 <sub>H</sub>	2AC <sub>H</sub>	000FFEACh	72	—
System reserved	85	55			2A8 <sub>H</sub>	000FFEA8 <sub>H</sub>	73	—
System reserved	86	56	ICR35	463 <sub>H</sub>	2A4 <sub>H</sub>	000FFEA4 <sub>H</sub>	74	—
System reserved	87	57			2A0 <sub>H</sub>	000FFEA0 <sub>H</sub>	75	—
System reserved	88	58	ICR36	464 <sub>H</sub>	29C <sub>H</sub>	000FFE9C <sub>H</sub>	76	—
System reserved	89	59			298 <sub>H</sub>	000FFE98 <sub>H</sub>	77	—
System reserved	90	5A	ICR37	465 <sub>H</sub>	294 <sub>H</sub>	000FFE94 <sub>H</sub>	78	—
System reserved	91	5B			290 <sub>H</sub>	000FFE90 <sub>H</sub>	79	—

*(Continued)*

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA	
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	RN <sup>*5</sup>	Stop <sup>*6</sup>
Input Capture 0	92	5C	ICR38	466 <sub>H</sub>	28C <sub>H</sub>	000FFE8C <sub>H</sub>	80	—
Input Capture 1	93	5D			288 <sub>H</sub>	000FFE88 <sub>H</sub>	81	—
Input Capture 2	94	5E	ICR39	467 <sub>H</sub>	284 <sub>H</sub>	000FFE84 <sub>H</sub>	82	—
Input Capture 3	95	5F			280 <sub>H</sub>	000FFE80 <sub>H</sub>	83	—
Input Capture 4	96	60	ICR40	468 <sub>H</sub>	27C <sub>H</sub>	000FFE7C <sub>H</sub>	84	—
Input Capture 5	97	61			278 <sub>H</sub>	000FFE78 <sub>H</sub>	85	—
Input Capture 6	98	62	ICR41	469 <sub>H</sub>	274 <sub>H</sub>	000FFE74 <sub>H</sub>	86	—
Input Capture 7	99	63			270 <sub>H</sub>	000FFE70 <sub>H</sub>	87	—
Output Compare 0	100	64	ICR42	46A <sub>H</sub>	26C <sub>H</sub>	000FFE6C <sub>H</sub>	88	—
Output Compare 1	101	65			268 <sub>H</sub>	000FFE68 <sub>H</sub>	89	—
Output Compare 2	102	66	ICR43	46B <sub>H</sub>	264 <sub>H</sub>	000FFE64 <sub>H</sub>	90	—
Output Compare 3	103	67			260 <sub>H</sub>	000FFE60 <sub>H</sub>	91	—
System reserved	104	68	ICR44	46C <sub>H</sub>	25C <sub>H</sub>	000FFE5C <sub>H</sub>	92	—
System reserved	105	69			258 <sub>H</sub>	000FFE58 <sub>H</sub>	93	—
System reserved	106	6A	ICR45	46D <sub>H</sub>	254 <sub>H</sub>	000FFE54 <sub>H</sub>	94	—
System reserved	107	6B			250 <sub>H</sub>	000FFE50 <sub>H</sub>	95	—
Sound Generator	108	6C	ICR46	46E <sub>H</sub>	24C <sub>H</sub>	000FFE4C <sub>H</sub>	—	—
Phase Frequency Modulator	109	6D			248 <sub>H</sub>	000FFE48 <sub>H</sub>	—	—
System reserved	110	6E	ICR47 * <sup>3</sup>	46F <sub>H</sub>	244 <sub>H</sub>	000FFE44 <sub>H</sub>	—	—
System reserved	111	6F			240 <sub>H</sub>	000FFE40 <sub>H</sub>	—	—
PPG0	112	70	ICR48	470 <sub>H</sub>	23C <sub>H</sub>	000FFE3C <sub>H</sub>	15, 96	—
PPG1	113	71			238 <sub>H</sub>	000FFE38 <sub>H</sub>	97	—
PPG2	114	72	ICR49	471 <sub>H</sub>	234 <sub>H</sub>	000FFE34 <sub>H</sub>	98	—
PPG3	115	73			230 <sub>H</sub>	000FFE30 <sub>H</sub>	99	—
PPG4	116	74	ICR50	472 <sub>H</sub>	22C <sub>H</sub>	000FFE2C <sub>H</sub>	100	—
PPG5	117	75			228 <sub>H</sub>	000FFE28 <sub>H</sub>	101	—
PPG6	118	76	ICR51	473 <sub>H</sub>	224 <sub>H</sub>	000FFE24 <sub>H</sub>	102	—
PPG7	119	77			220 <sub>H</sub>	000FFE20 <sub>H</sub>	103	—
PPG8	120	78	ICR52	474 <sub>H</sub>	21C <sub>H</sub>	000FFE1C <sub>H</sub>	104	—
PPG9	121	79			218 <sub>H</sub>	000FFE18 <sub>H</sub>	105	—
PPG10	122	7A	ICR53	475 <sub>H</sub>	214 <sub>H</sub>	000FFE14 <sub>H</sub>	106	—
PPG11	123	7B			210 <sub>H</sub>	000FFE10 <sub>H</sub>	107	—

*(Continued)*

(Continued)

Interrupt	Interrupt number		Interrupt level <sup>*1</sup>		Interrupt vector <sup>*2</sup>		DMA	
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	RN <sup>*5</sup>	Stop <sup>*6</sup>
PPG12	124	7C	ICR54	476 <sub>H</sub>	20C <sub>H</sub>	000FFE0C <sub>H</sub>	108	—
PPG13	125	7D			208 <sub>H</sub>	000FFE08 <sub>H</sub>	109	—
PPG14	126	7E	ICR55	477 <sub>H</sub>	204 <sub>H</sub>	000FFE04 <sub>H</sub>	110	—
PPG15	127	7F			200 <sub>H</sub>	000FFE00 <sub>H</sub>	111	—
Up/Down Counter 0	128	80	ICR56	478 <sub>H</sub>	1FC <sub>H</sub>	000FFDFC <sub>H</sub>	—	—
Up/Down Counter 1	129	81			1F8 <sub>H</sub>	000FFDF8 <sub>H</sub>	—	—
Up/Down Counter 2	130	82	ICR57	479 <sub>H</sub>	1F4 <sub>H</sub>	000FFDF4 <sub>H</sub>	—	—
Up/Down Counter 3	131	83			1F0 <sub>H</sub>	000FFDF0 <sub>H</sub>	—	—
Real Time Clock	132	84	ICR58	47A <sub>H</sub>	1EC <sub>H</sub>	000FFDEC <sub>H</sub>	—	—
Calibration Unit	133	85			1E8 <sub>H</sub>	000FFDE8 <sub>H</sub>	—	—
A/D Converter 0	134	86	ICR59	47B <sub>H</sub>	1E4 <sub>H</sub>	000FFDE4 <sub>H</sub>	14, 112	—
System reserved	135	87			1E0 <sub>H</sub>	000FFDE0 <sub>H</sub>	—	—
Alarm Comparator 0	136	88	ICR60	47C <sub>H</sub>	1DC <sub>H</sub>	000FFDDC <sub>H</sub>	—	—
System reserved	137	89			1D8 <sub>H</sub>	000FFDD8 <sub>H</sub>	—	—
Low Voltage Detection	138	8A	ICR61	47D <sub>H</sub>	1D4 <sub>H</sub>	000FFDD4 <sub>H</sub>	—	—
SMC Comparator 0 to 5	139	8B			1D0 <sub>H</sub>	000FFDD0 <sub>H</sub>	—	—
Timebase Overflow	140	8C	ICR62	47E <sub>H</sub>	1CC <sub>H</sub>	000FFDCC <sub>H</sub>	—	—
PLL Clock Gear	141	8D			1C8 <sub>H</sub>	000FFDC8 <sub>H</sub>	—	—
DMA Controller	142	8E	ICR63	47F <sub>H</sub>	1C4 <sub>H</sub>	000FFDC4 <sub>H</sub>	—	—
Main/Sub OSC stability wait	143	8F			1C0 <sub>H</sub>	000FFDC0 <sub>H</sub>	—	—
Security vector	144	90	—	—	1BC <sub>H</sub>	000FFDBC <sub>H</sub>	—	—
Used by the INT instruction.	145 to 255	91 to FF	—	—	1B8 <sub>H</sub> to 000 <sub>H</sub>	000FFDB8 <sub>H</sub> to 000FFC00 <sub>H</sub>	—	—

\*1 : The ICRs are located in the interrupt controller and set the interrupt level for each interrupt request. An ICR is provided for each interrupt request.

\*2 : The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the table base register value (TBR) . The TBR specifies the top of the EIT vector table. The addresses listed in the table are for the default TBR value (000FFC00<sub>H</sub>) . The TBR is initialized to this value by a reset. The TBR is set to 000FFC00<sub>H</sub> after the internal boot ROM is executed.

\*3 : ICR23 and ICR47 can be exchanged by setting the REALOS compatibility bit (addr 0C03<sub>H</sub> : IOS[0])

\*4 : Used by REALOS

\*5 : DMA RN is the resource number used for DMA operation. No number means that this resource interrupt cannot be used to trigger a DMA transfer.

\*6 : DMA Stop shows the DMA Transfer Stop Request feature.

\*7 : Memory Protection Unit (MPU) support

## 15. Recommended Settings

### 15.1 PLL and Clockgear settings

Please note that for CY91F467SA the core base clock frequencies are valid in both 1.8 V and 1.9 V nominal operation modes of the Main regulator and Flash.

#### Recommended PLL divider and clockgear settings

PLL Input (CLK) [MHz]	Frequency Parameter		Clockgear Parameter		PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
	DIVM	DIVN	DIVG	MULG			
4	2	25	16	24	200	100	
4	2	24	16	24	192	96	
4	2	23	16	24	184	92	
4	2	22	16	24	176	88	
4	2	21	16	20	168	84	
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	

## 15.2 Clock Modulator settings

The following table shows all possible settings for the Clock Modulator in a base clock frequency range from 32MHz up to 88MHz. The Flash access time settings need to be adjusted according to Fmax while the PLL and clockgear settings should be set according to base clock frequency.

### Clock Modulator settings, frequency range and supported supply voltage

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	3	026F	88	79.5	98.5	
1	3	026F	84	76.1	93.8	
1	3	026F	80	72.6	89.1	
1	5	02AE	80	68.7	95.8	
2	3	046E	80	68.7	95.8	
1	3	026F	76	69.1	84.5	
1	5	02AE	76	65.3	90.8	
1	7	02ED	76	62	98.1	
2	3	046E	76	65.3	90.8	
3	3	066D	76	62	98.1	
1	3	026F	72	65.5	79.9	
1	5	02AE	72	62	85.8	
1	7	02ED	72	58.8	92.7	
2	3	046E	72	62	85.8	
3	3	066D	72	58.8	92.7	
1	3	026F	68	62	75.3	
1	5	02AE	68	58.7	80.9	
1	7	02ED	68	55.7	87.3	
1	9	032C	68	53	95	
2	3	046E	68	58.7	80.9	
2	5	04AC	68	53	95	
3	3	066D	68	55.7	87.3	
4	3	086C	68	53	95	
1	3	026F	64	58.5	70.7	
1	5	02AE	64	55.3	75.9	
1	7	02ED	64	52.5	82	
1	9	032C	64	49.9	89.1	
1	11	036B	64	47.6	97.6	
2	3	046E	64	55.3	75.9	

(Continued)

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	5	04AC	64	49.9	89.1	
3	3	066D	64	52.5	82	
4	3	086C	64	49.9	89.1	
5	3	0A6B	64	47.6	97.6	
1	3	026F	60	54.9	66.1	
1	5	02AE	60	51.9	71	
1	7	02ED	60	49.3	76.7	
1	9	032C	60	46.9	83.3	
1	11	036B	60	44.7	91.3	
2	3	046E	60	51.9	71	
2	5	04AC	60	46.9	83.3	
3	3	066D	60	49.3	76.7	
4	3	086C	60	46.9	83.3	
5	3	0A6B	60	44.7	91.3	
1	3	026F	56	51.4	61.6	
1	5	02AE	56	48.6	66.1	
1	7	02ED	56	46.1	71.4	
1	9	032C	56	43.8	77.6	
1	11	036B	56	41.8	84.9	
1	13	03AA	56	39.9	93.8	
2	3	046E	56	48.6	66.1	
2	5	04AC	56	43.8	77.6	
2	7	04EA	56	39.9	93.8	
3	3	066D	56	46.1	71.4	
3	5	06AA	56	39.9	93.8	
4	3	086C	56	43.8	77.6	
5	3	0A6B	56	41.8	84.9	
6	3	0C6A	56	39.9	93.8	
1	3	026F	52	47.8	57	
1	5	02AE	52	45.2	61.2	
1	7	02ED	52	42.9	66.1	
1	9	032C	52	40.8	71.8	
1	11	036B	52	38.8	78.6	
1	13	03AA	52	37.1	86.8	
1	15	03E9	52	35.5	96.9	

*(Continued)*

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	3	046E	52	45.2	61.2	
2	5	04AC	52	40.8	71.8	
2	7	04EA	52	37.1	86.8	
3	3	066D	52	42.9	66.1	
3	5	06AA	52	37.1	86.8	
4	3	086C	52	40.8	71.8	
5	3	0A6B	52	38.8	78.6	
6	3	0C6A	52	37.1	86.8	
7	3	0E69	52	35.5	96.9	
1	3	026F	48	44.2	52.5	
1	5	02AE	48	41.8	56.4	
1	7	02ED	48	39.6	60.9	
1	9	032C	48	37.7	66.1	
1	11	036B	48	35.9	72.3	
1	13	03AA	48	34.3	79.9	
1	15	03E9	48	32.8	89.1	
2	3	046E	48	41.8	56.4	
2	5	04AC	48	37.7	66.1	
2	7	04EA	48	34.3	79.9	
3	3	066D	48	39.6	60.9	
3	5	06AA	48	34.3	79.9	
4	3	086C	48	37.7	66.1	
5	3	0A6B	48	35.9	72.3	
6	3	0C6A	48	34.3	79.9	
7	3	0E69	48	32.8	89.1	
1	3	026F	44	40.6	48.1	
1	5	02AE	44	38.4	51.6	
1	7	02ED	44	36.4	55.7	
1	9	032C	44	34.6	60.4	
1	11	036B	44	33	66.1	
1	13	03AA	44	31.5	73	
1	15	03E9	44	30.1	81.4	
2	3	046E	44	38.4	51.6	
2	5	04AC	44	34.6	60.4	
2	7	04EA	44	31.5	73	

*(Continued)*

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	9	0528	44	28.9	92.1	
3	3	066D	44	36.4	55.7	
3	5	06AA	44	31.5	73	
4	3	086C	44	34.6	60.4	
4	5	08A8	44	28.9	92.1	
5	3	0A6B	44	33	66.1	
6	3	0C6A	44	31.5	73	
7	3	0E69	44	30.1	81.4	
8	3	1068	44	28.9	92.1	
1	3	026F	40	37	43.6	
1	5	02AE	40	34.9	46.8	
1	7	02ED	40	33.1	50.5	
1	9	032C	40	31.5	54.8	
1	11	036B	40	30	59.9	
1	13	03AA	40	28.7	66.1	
1	15	03E9	40	27.4	73.7	
2	3	046E	40	34.9	46.8	
2	5	04AC	40	31.5	54.8	
2	7	04EA	40	28.7	66.1	
2	9	0528	40	26.3	83.3	
3	3	066D	40	33.1	50.5	
3	5	06AA	40	28.7	66.1	
3	7	06E7	40	25.3	95.8	
4	3	086C	40	31.5	54.8	
4	5	08A8	40	26.3	83.3	
5	3	0A6B	40	30	59.9	
6	3	0C6A	40	28.7	66.1	
7	3	0E69	40	27.4	73.7	
8	3	1068	40	26.3	83.3	
9	3	1267	40	25.3	95.8	
1	3	026F	36	33.3	39.2	
1	5	02AE	36	31.5	42	
1	7	02ED	36	29.9	45.3	
1	9	032C	36	28.4	49.2	
1	11	036B	36	27.1	53.8	

*(Continued)*

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	13	03AA	36	25.8	59.3	
1	15	03E9	36	24.7	66.1	
2	3	046E	36	31.5	42	
2	5	04AC	36	28.4	49.2	
2	7	04EA	36	25.8	59.3	
2	9	0528	36	23.7	74.7	
3	3	066D	36	29.9	45.3	
3	5	06AA	36	25.8	59.3	
3	7	06E7	36	22.8	85.8	
4	3	086C	36	28.4	49.2	
4	5	08A8	36	23.7	74.7	
5	3	0A6B	36	27.1	53.8	
6	3	0C6A	36	25.8	59.3	
7	3	0E69	36	24.7	66.1	
8	3	1068	36	23.7	74.7	
9	3	1267	36	22.8	85.8	
1	3	026F	32	29.7	34.7	
1	5	02AE	32	28	37.3	
1	7	02ED	32	26.6	40.2	
1	9	032C	32	25.3	43.6	
1	11	036B	32	24.1	47.7	
1	13	03AA	32	23	52.5	
1	15	03E9	32	22	58.6	
2	3	046E	32	28	37.3	
2	5	04AC	32	25.3	43.6	
2	7	04EA	32	23	52.5	
2	9	0528	32	21.1	66.1	
2	11	0566	32	19.5	89.1	
3	3	066D	32	26.6	40.2	
3	5	06AA	32	23	52.5	
3	7	06E7	32	20.3	75.9	
4	3	086C	32	25.3	43.6	
4	5	08A8	32	21.1	66.1	
5	3	0A6B	32	24.1	47.7	
5	5	0AA6	32	19.5	89.1	

*(Continued)*

(Continued)

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
6	3	0C6A	32	23	52.5	
7	3	0E69	32	22	58.6	
8	3	1068	32	21.1	66.1	
9	3	1267	32	20.3	75.9	
10	3	1466	32	19.5	89.1	

## 16. Electrical Characteristics

### 16.1 Absolute maximum ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply slew rate	—	—	50	V/ms	
Power supply voltage 1 <sup>*1</sup>	V <sub>DD5R</sub>	- 0.3	+ 6.0	V	
Power supply voltage 2 <sup>*1</sup>	V <sub>DD5</sub>	- 0.3	+ 6.0	V	
Power supply voltage 3 <sup>*1</sup>	V <sub>DD35</sub>	- 0.3	+ 6.0	V	
Power supply voltage 4 <sup>*1</sup>	V <sub>DDA</sub>	- 0.3	+ 2.5	V	
Relationship of the supply voltages	AV <sub>CC5</sub>	V <sub>DD5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	At least one pin of the Ports 28 to 29 (ANn) is used as digital input or output
		V <sub>SS5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	All pins of the Ports 28 to 29 (ANn) follow the condition of V <sub>IA</sub>
Analog power supply voltage <sup>*1</sup>	AV <sub>CC5</sub>	- 0.3	+ 6.0	V	<sup>*2</sup>
Analog reference power supply voltage <sup>*1</sup>	AVRH5	- 0.3	+ 6.0	V	<sup>*2</sup>
Input voltage 1 <sup>*1</sup>	V <sub>I1</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	
Input voltage 2 <sup>*1</sup>	V <sub>I2</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD35</sub> + 0.3	V	External bus
Analog pin input voltage <sup>*1</sup>	V <sub>IA</sub>	AV <sub>SS</sub> - 0.3	AV <sub>CC5</sub> + 0.3	V	
Output voltage 1 <sup>*1</sup>	V <sub>O1</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD5</sub> + 0.3	V	
Output voltage 2 <sup>*1</sup>	V <sub>O2</sub>	V <sub>SS5</sub> - 0.3	V <sub>DD35</sub> + 0.3	V	External bus
Maximum clamp current	I <sub>CLAMP</sub>	- 4.0	+ 4.0	mA	<sup>*3</sup>
Total maximum clamp current	$\sum  I_{CLAMP} $	—	20	mA	<sup>*3</sup>
"L" level maximum output current <sup>*4</sup>	I <sub>OL</sub>	—	10	mA	
"L" level average output current <sup>*5</sup>	I <sub>OLAV</sub>	—	8	mA	
"L" level total maximum output current	$\sum I_{OL}$	—	100	mA	
"L" level total average output current <sup>*6</sup>	$\sum I_{OLAV}$	—	50	mA	
"H" level maximum output current <sup>*4</sup>	I <sub>OH</sub>	—	- 10	mA	
"H" level average output current <sup>*5</sup>	I <sub>OHAV</sub>	—	- 4	mA	
"H" level total maximum output current	$\sum I_{OH}$	—	- 100	mA	
"H" level total average output current <sup>*6</sup>	$\sum I_{OHAV}$	—	- 25	mA	

(Continued)

(Continued)


Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power consumption	P <sub>D</sub>	—	1000	mW	
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	
Storage temperature	T <sub>stg</sub>	- 55	+ 150	°C	

\*1 : The parameter is based on V<sub>SS5</sub> = AV<sub>SS5</sub> = 0.0 V.

\*2 : AV<sub>CC5</sub> and AVRH5 must not exceed V<sub>DD5</sub> + 0.3 V.

- \*3 : • Use within recommended operating conditions.  
• Use with DC voltage (current).  
• +B signals are input signals that exceed the V<sub>DD5</sub> voltage. +B signals should always be applied by connecting a limiting resistor between the +B signal and the microcontroller.  
• The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed the rated value at any time, either instantaneously or for an extended period, when the +B signal is input.  
• Note that when the microcontroller drive current is low, such as in the low power consumption modes, the +B input potential can increase the potential at the power supply pin via a protective diode, possibly affecting other devices.  
• Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), power is supplied through the +B input pin; therefore, the microcontroller may partially operate.  
• Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.  
• Do not leave +B input pins open.  
• Example of recommended circuit :

#### Input/output equivalent circuit



\*4 : Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*5 : Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period.

\*6 : Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period.


**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 16.2 Recommended operating conditions

( $V_{SS5} = AV_{SS5} = 0.0$  V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{DD5}$	3.0	—	5.5	V	
	$V_{DD5R}$	3.0	—	5.5	V	Internal regulator
	$V_{DD35}$	3.0	—	5.5	V	External bus
	$V_{DDA}$	1.7	—	1.85	V	APIX® Using APIX: Internal core supply voltage (default: 1.8 V nominal) must be changed to 1.9 V nominal. Can be done by register setting: <ul style="list-style-type: none"><li>• Register: REGSEL</li><li>• Address: 0x04CE</li><li>• Bit 4 = 1 and Bit 5 = 1 (sets Main Regulator 1.9 V nominal)</li></ul>
	$V_{PPA}$	—	—	50	mV	$V_{DDA}, V_{SSA}$ peak-peak supply noise
	$AV_{CC5}$	3.0	—	5.5	V	A/D converter
Smoothing capacitor	$C_S$	—	4.7	—	$\mu F$	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics. Use a capacitor with a capacitance greater than $C_S$ as the smoothing capacitor on the supply pin.
Power supply slew rate	—	—	—	50	V/ms	
Operating temperature	$T_A$	- 40	—	+ 105	°C	
Main Oscillation stabilization time		10	—	—	ms	
Lock-up time PLL (4 MHz ->16 ...100MHz)		—	—	0.6	ms	
ESD Protection (Human body model)	Vsurge	2	—	—	kV	$R_{discharge} = 1.5k\Omega$ $C_{discharge} = 100pF$
RC Oscillator	$f_{RC100kHz}$ $f_{RC2MHz}$	50 1	100 2	200 4	kHz MHz	$VDD_{CORE} \geq 1.65V$

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



### 16.3 DC characteristics

Note: In the following tables, "V<sub>DD</sub>" means V<sub>DD35</sub> for pins of ext. bus or V<sub>DD5</sub> for other pins.

(V<sub>DD5</sub> = AV<sub>CC5</sub> = 3.0 V to 5.5 V, V<sub>SS5</sub> = AV<sub>SS5</sub> = 0 V, T<sub>A</sub> = -40°C to + 105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "H" voltage	V <sub>IH</sub>	—	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	CMOS hysteresis input
		—	Port inputs if CMOS Hysteresis 0.7/0.3 input is selected	0.7 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V
		—		0.74 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3		3 V ≤ V <sub>DD</sub> < 4.5 V
		—	AUTOMOTIVE Hysteresis input is selected	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	
		—	Port inputs if TTL input is selected	2.0	—	V <sub>DD</sub> + 0.3	V	
	V <sub>IHR</sub>	INITX	—	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	INITX input pin (CMOS Hysteresis)
	V <sub>IHM</sub>	MD2 to MD0	—	V <sub>DD</sub> - 0.3	—	V <sub>DD</sub> + 0.3	V	MDx input pins
	V <sub>IHX0S</sub>	X0, X0A	—	2.5	—	V <sub>DD</sub> + 0.3	V	External clock in "Oscillation mode"
	V <sub>IHX0F</sub>	X0	—	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	External clock in "Fast Clock Input mode"
Input "L" voltage	V <sub>IL</sub>	—	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	V <sub>SS5</sub> - 0.3	—	0.2 × V <sub>DD</sub>	V	
		—	Port inputs if CMOS Hysteresis 0.7/0.3 input is selected	V <sub>SS5</sub> - 0.3	—	0.3 × V <sub>DD</sub>	V	
		—	Port inputs if AUTOMOTIVE Hysteresis input is selected	V <sub>SS5</sub> - 0.3	—	0.5 × V <sub>DD</sub>	V	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V
		—		V <sub>SS5</sub> - 0.3	—	0.46 × V <sub>DD</sub>	V	3 V ≤ V <sub>DD</sub> < 4.5 V
		—	Port inputs if TTL input is selected	V <sub>SS5</sub> - 0.3	—	0.8	V	
	V <sub>ILR</sub>	INITX	—	V <sub>SS5</sub> - 0.3	—	0.2 × V <sub>DD</sub>	V	INITX input pin (CMOS Hysteresis)
	V <sub>ILM</sub>	MD2 to MD0	—	V <sub>SS5</sub> - 0.3	—	V <sub>SS5</sub> + 0.3	V	MDx input pins
	V <sub>ILXDS</sub>	X0, X0A	—	V <sub>SS5</sub> - 0.3	—	0.5	V	External clock in "Oscillation mode"

(Continued)

$(V_{DD5} = AV_{CC5} = 3.0 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "L" voltage	$V_{ILXDF}$	X0	—	$V_{SS5} - 0.3$	—	$0.2 \times V_{DD}$	V	External clock in "Fast Clock Input mode"
Output "H" voltage	$V_{OH2}$	Normal outputs	$4.5V \leq V_{DD} \leq 5.5V, I_{OH} = -2mA$	$V_{DD} - 0.5$	—	—	V	Driving strength set to 2 mA
			$3.0V \leq V_{DD} < 4.5V, I_{OH} = -1.6mA$					
	$V_{OH5}$	Normal outputs	$4.5V \leq V_{DD} \leq 5.5V, I_{OH} = -5mA$	$V_{DD} - 0.5$	—	—	V	Driving strength set to 5 mA
			$3.0V \leq V_{DD} < 4.5V, I_{OH} = -3mA$					
	$V_{OH3}$	$I^2C$ outputs	$3.0V \leq V_{DD} \leq 5.5V, I_{OH} = -3mA$	$V_{DD} - 0.5$	—	—	V	
	$V_{OH30}$	High current outputs	$4.5V \leq V_{DD} \leq 5.5V, T_A = -40^\circ\text{C}, I_{OH} = -40mA$	$V_{DD} - 0.5$	—	—	V	Driving strength set to 30mA
			$4.5V \leq V_{DD} \leq 5.5V, I_{OH} = -30mA$					
			$3.0V \leq V_{DD} < 4.5V, I_{OH} = -20mA$					
Output "L" voltage	$V_{OL2}$	Normal outputs	$4.5V \leq V_{DD} \leq 5.5V, I_{OL} = +2mA$	—	—	0.4	V	Driving strength set to 2 mA
			$3.0V \leq V_{DD} < 4.5V, I_{OL} = +1.6mA$					
	$V_{OL5}$	Normal outputs	$4.5V \leq V_{DD} \leq 5.5V, I_{OL} = +5mA$	—	—	0.4	V	Driving strength set to 5 mA
			$3.0V \leq V_{DD} < 4.5V, I_{OL} = +3mA$					
	$V_{OL3}$	$I^2C$ outputs	$3.0V \leq V_{DD} \leq 5.5V, I_{OL} = +3mA$	—	—	0.4	V	
	$V_{OL30}$	High current outputs	$4.5V \leq V_{DD} \leq 5.5V, T_A = -40^\circ\text{C}, I_{OL} = +40mA$	—	—	0.5	V	Driving strength set to 30mA
			$4.5V \leq V_{DD} \leq 5.5V, I_{OL} = +30mA$					
			$3.0V \leq V_{DD} < 4.5V, I_{OL} = +20mA$					

*(Continued)*

$(V_{DD5} = AV_{CC5} = 3.0 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	$I_{IL}$	$P_{nn\_m}^{*1}$	$3.0V \leq V_{DD} \leq 5.5V$ $V_{SS5} < V_I < V_{DD}$ $T_A = 25^\circ\text{C}$	- 1	—	+ 1	$\mu\text{A}$	
			$3.0V \leq V_{DD} \leq 5.5V$ $V_{SS5} < V_I < V_{DD}$ $T_A = 105^\circ\text{C}$	- 3	—	+ 3		
Analog input leakage current	$I_{AIN}$	ADIN	$3.0V \leq V_{DD} \leq 5.5V$ $AV_{SS5} \leq V_I \leq AV_{CC5}$ $T_A = 25^\circ\text{C}$	- 1	—	+ 1	$\mu\text{A}$	
			$3.0V \leq V_{DD} \leq 5.5V$ $AV_{SS5} \leq V_I \leq AV_{CC5}$ $T_A = 105^\circ\text{C}$	- 3	—	+ 3		
Sum input leakage	$\Sigma I_L$	$P_{nn\_m}$ ALARM	$V_{DD5} \geq V_{IN} \geq V_{SS5}$ $A_{VCC5}, A_{VRH5} \geq$ $V_{IN} \geq AV_{SS5}$ $\Sigma (1 \text{ to } n) [\max( I_{LHi} ,  ILLi )]$ (n = number of IO = 133 GPIO + 1 ALARM)	—	13	130	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	$P_{nn\_m}^{*1},$ INITX	$3.0V \leq VDD \leq 3.6V$	40	100	160	$k\Omega$	
			$4.5V \leq VDD \leq 5.5V$	25	50	100		
Pull-down resistance	$R_{DOWN}$	$P_{nn\_m}^{*1}$	$3.0V \leq VDD \leq 3.6V$	40	100	160	$k\Omega$	
			$4.5V \leq VDD \leq 5.5V$	25	50	100		
APIX® terminal resistance	$R_{TERM}$	SDINM SDINP SDOUTM SDOUTMP	—	35	—	65	$\Omega$	

*(Continued)*

(Continued)

( $V_{DD5} = AV_{CC5} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	$I_{CC}$	$V_{DD5R}$	—	—	125	155	mA	(Conditions at CY91F467SA) CLKB: 100 MHz CLKP: 50 MHz CLKT: 50 MHz CLKCAN: 40 MHz  Code fetch from Flash
		$V_{DDA}$	—	—	12	60		APIX®
	$I_{CCH}$	$V_{DD5R}$	$T_A = +25^\circ\text{C}$	—	30	150	$\mu\text{A}$	At stop mode *2
			$T_A = +105^\circ\text{C}$	—	400	2000	$\mu\text{A}$	
			$T_A = +25^\circ\text{C}$	—	100	500	$\mu\text{A}$	RTC : 4 MHz mode *2
			$T_A = +105^\circ\text{C}$	—	500	2400	$\mu\text{A}$	
			$T_A = +25^\circ\text{C}$	—	50	250	$\mu\text{A}$	RTC : 100 kHz mode *2
			$T_A = +105^\circ\text{C}$	—	450	2200	$\mu\text{A}$	
		$V_{DDA}$	—	—	10	50	$\mu\text{A}$	APIX® powerdown
	$I_{LVE}$	$V_{DD5}$	—	—	70	150	$\mu\text{A}$	External low voltage detection
	$I_{LVI}$	$V_{DD5R}$	—	—	50	100	$\mu\text{A}$	Internal low voltage detection
	$I_{OSC}$	$V_{DD5}$	—	—	250	500	$\mu\text{A}$	Main clock (4 MHz)
			—	—	20	40	$\mu\text{A}$	Sub clock (32 kHz)
Input capacitance	$C_{IN}$	All except $V_{DD5}$ , $V_{DD5R}$ , $V_{SS5}$ , $AV_{CC5}$ , $AV_{SS}$ , $V_{DDA}$ , $V_{SSA}$ ,	$f = 1\text{ MHz}$	—	5	15	pF	

\*1: Pnn\_m includes all pins unless the pins, which include analog inputs.

\*2: Main regulator OFF, sub regulator set to 1.2V, Low voltage detection disabled.

#### 16.4 A/D converter characteristics

( $V_{DD5} = AV_{CC5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3	—	+3	LSB	
Nonlinearity error	—	—	-2.5	—	+2.5	LSB	
Differential nonlinearity error	—	—	-1.9	—	+1.9	LSB	
Zero reading voltage	$V_{OT}$	ANn	AVRL - 1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	V	
Full scale reading voltage	$V_{FST}$	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH + 0.5 LSB	V	
Compare time	$T_{comp}$	—	1.0	—	16,500	μs	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			2.0	—	—	μs	$3.0 \text{ V} \leq AV_{CC5} < 4.5 \text{ V}$
Sampling time	$T_{samp}$	—	0.4	—	—	μs	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$ , $R_{EXT} < 2 \text{ k}\Omega$
			1.0	—	—	μs	$3.0 \text{ V} \leq AV_{CC5} < 4.5 \text{ V}$ , $R_{EXT} < 1 \text{ k}\Omega$
Conversion time	$T_{conv}$	—	1.4	—	—	μs	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			3.0	—	—	μs	$3.0 \text{ V} \leq AV_{CC5} < 4.5 \text{ V}$
Input capacitance	$C_{IN}$	ANn	—	—	11	pF	
Input resistance	$R_{IN}$	ANn	—	—	2.6	kΩ	$4.5 \text{ V} \leq AV_{CC5} \leq 5.5 \text{ V}$
			—	—	12.1	kΩ	$3.0 \text{ V} \leq AV_{CC5} < 4.5 \text{ V}$
Analog input leakage current	$I_{AIN}$	ANn	-1	—	+1	μA	$T_A = +25^\circ\text{C}$
			-3	—	+3	μA	$T_A = +105^\circ\text{C}$
Analog input voltage range	$V_{AIN}$	ANn	AVRL	—	AVRH	V	
Offset between input channels	—	ANn	—	—	4	LSB	

(Continued)

Note : The accuracy gets worse as AVRH - AVRL becomes smaller

(Continued)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Reference voltage range	AVRH	AVRH5	0.75 × AV <sub>CC5</sub>	—	AV <sub>CC5</sub>	V	
	AVRL	AV <sub>SS5</sub>	AV <sub>SS5</sub>	—	AV <sub>CC5</sub> × 0.25	V	
Power supply current per ADC macro * <sup>3</sup>	I <sub>A</sub>	AV <sub>CC5</sub>	—	2.5	5	mA	A/D Converter active
	I <sub>AH</sub>	AV <sub>CC5</sub>	—	—	5	µA	A/D Converter not operated * <sup>1</sup>
Reference voltage current per ADC macro * <sup>3</sup>	I <sub>R</sub>	AVRH5	—	0.7	1	mA	A/D Converter active
	I <sub>RH</sub>	AVRH5	—	—	5	µA	A/D Converter not operated * <sup>2</sup>

\*<sup>1</sup> : Supply current at AV<sub>CC5</sub>, if A/D converter and ALARM comparator are not operating,

(V<sub>DD5</sub> = AV<sub>CC5</sub> = AVRH = 5.0 V)

\*<sup>2</sup> : Input current at AVRH5, if A/D converter is not operating, (V<sub>DD5</sub> = AV<sub>CC5</sub> = AVRH = 5.0 V)

\*<sup>3</sup> : The current consumption per ADC macro is given here. On devices having more than one A/D converter, the current values have to be multiplied by the number of macros.

#### Sampling Time Calculation

$$T_{\text{samp}} = (2.6 \text{ kOhm} + R_{\text{EXT}}) \times 11\text{pF} \times 7; \text{ for } 4.5V \leq AV_{\text{CC5}} \leq 5.5V$$


$$T_{\text{samp}} = (12.1 \text{ kOhm} + R_{\text{EXT}}) \times 11\text{pF} \times 7; \text{ for } 3.0V \leq AV_{\text{CC5}} < 4.5V$$

#### Conversion Time Calculation

$$T_{\text{conv}} = T_{\text{samp}} + T_{\text{comp}}$$

#### Definition of A/D converter terms

- Resolution  
Analog variation that is recognizable by the A/D converter.
- Nonlinearity error  
Deviation between actual conversion characteristics and a straight line connecting the zero transition point (00 0000 0000<sub>B</sub> ↔ 00 0000 0001<sub>B</sub>) and the full scale transition point (11 1111 1110<sub>B</sub> ↔ 11 1111 1111<sub>B</sub>).
- Differential nonlinearity error  
Deviation of the input voltage from the ideal value that is required to change the output code by 1 LSB.
- Total error  
This error indicates the difference between actual and theoretical values, including the zero transition error, full scale transition error, and nonlinearity error.



$$1\text{LSB}' \text{ (ideal value)} = \frac{\text{AVRH} - \text{AV}_{\text{SS}5}}{1024} \text{ [V]}$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1 \text{ LSB}' \times (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}'}$$

N : A/D converter digital output value


$$V_{\text{OT}}' \text{ (ideal value)} = \text{AV}_{\text{SS}5} + 0.5 \text{ LSB}' \text{ [V]}$$

$$V_{\text{FST}}' \text{ (ideal value)} = \text{AVRH} - 1.5 \text{ LSB}' \text{ [V]}$$

V<sub>NT</sub> : Voltage at which the digital output changes from (N + 1)<sub>H</sub> to N<sub>H</sub>

(Continued)

(Continued)



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + V_{OT}\}}{1\text{LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} - 1 \text{ [LSB]}$$

$$1\text{LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which the digital output changes from 000<sub>H</sub> to 001<sub>H</sub>.

V<sub>FST</sub> : Voltage at which the digital output changes from 3FE<sub>H</sub> to 3FF<sub>H</sub>.

### 16.5 Alarm comparator characteristics

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Power supply current	I <sub>A5ALMF</sub>	AV <sub>CC5</sub>	—	25	40	µA	Alarm comparator enabled in fast mode (one channel)
	I <sub>A5ALMS</sub>		—	7	10	µA	Alarm comparator enabled in fast mode (one channel)
	I <sub>A5ALMH</sub>		—	—	5	µA	Alarm comparator disabled
ALARM pin input current	I <sub>ALIN</sub>	ALARM	- 1	—	+ 1	µA	T <sub>A</sub> = + 25°C
			- 3	—	+ 3	µA	T <sub>A</sub> = + 105°C
ALARM pin input voltage range	V <sub>ALIN</sub>		0	—	AV <sub>CC5</sub>	V	
Alarm upper limit voltage	V <sub>IAH</sub>		AV <sub>CC5</sub> × 0.78 - 3%	AV <sub>CC5</sub> × 0.78	AV <sub>CC5</sub> × 0.78 + 3%	V	
Alarm lower limit voltage	V <sub>IAL</sub>		AV <sub>CC5</sub> × 0.36 - 5%	AV <sub>CC5</sub> × 0.36	AV <sub>CC5</sub> × 0.36 + 5%	V	
Alarm hysteresis voltage	V <sub>IAHYS</sub>		50	—	250	mV	
Alarm input resistance	R <sub>IN</sub>		5	—	—	MΩ	
Comparison time	t <sub>COMPF</sub>		—	0.1	0.2	µs	ACSR.MD=1
	t <sub>COMPS</sub>		—	1	2	µs	ACSR.MD=0

## 16.6 FLASH memory program/erase characteristics

### 16.6.1 CY91F467SA

( $T_A = 25^\circ\text{C}$ ,  $V_{cc} = 5.0\text{V}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.5	2.0	s	Erasure programming time not included
Chip erase time	-	$n \times 0.5$	$n \times 2.0$	s	$n$ is the number of Flash sector of the device
Word (16-bit width) programming time	-	6	100	$\mu\text{s}$	System overhead time not included
Programme/Erase cycle	10 000			cycle	
Flash data retention time	20			year	*1

\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at  $85^\circ\text{C}$ )


## 16.7 AC characteristics

### 16.7.1 Clock timing

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Condition
			Min	Typ	Max		
Clock frequency	$f_C$	X0 X1	3.5	4	16	MHz	Opposite phase external supply or crystal
		X0A X1A	32	32.768	100	kHz	


### Clock timing condition



### 16.7.2 Reset input ratings

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INITX input time (at power-on)	$t_{INTL}$	INITX	—	8	—	ms
INITX input time (other than the above)				20	—	$\mu\text{s}$



### 16.7.3 LIN-USART Timings at $V_{DD5} = 3.0$ to $5.5$ V

- Conditions during AC measurements

All AC tests were measured under the following conditions:

- $I_{O\text{drive}} = 5$  mA
- $V_{DD5} = 3.0$  V to  $5.5$  V,  $I_{\text{load}} = 3$  mA
- $V_{SS5} = 0$  V
- $T_a = -40^\circ\text{C}$  to  $+105^\circ\text{C}$
- $C_l = 50$  pF (load capacity value of pins when testing)
- $\text{VOL} = 0.2 \times V_{DD5}$ ,
- $\text{VOH} = 0.8 \times V_{DD5}$
- $\text{EPILR} = 0$ ,  $\text{PILR} = 1$  (Automotive Level = worst case)

( $V_{DD5} = 3.0$  V to  $5.5$  V,  $V_{SS5} = AV_{SS5} = 0$  V,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )



Parameter	Symbol	Pin name	Condition	$V_{DD5} = 3.0$ V to $4.5$ V		$V_{DD5} = 4.5$ V to $5.5$ V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYCI}$	SCKn	Internal clock operation (master mode)	$4 t_{CLKP}$	—	$4 t_{CLKP}$	—	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{SLOVI}$	SCKn SOTn		- 30	30	- 20	20	ns
$SOT \rightarrow SCK \downarrow$ delay time	$t_{OVSHI}$	SCKn SOTn		$m \times t_{CLKP} - 30^*$	—	$m \times t_{CLKP} - 20^*$	—	ns
Valid SIN $\rightarrow$ SCK $\uparrow$ setup time	$t_{IVSHI}$	SCKn SINn		$t_{CLKP} + 55$	—	$t_{CLKP} + 45$	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	$t_{SHIXI}$	SCKn SINn		0	—	0	—	ns
Serial clock "H" pulse width	$t_{SHSLE}$	SCKn	External clock operation (slave mode)	$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
Serial clock "L" pulse width	$t_{SLSHE}$	SCKn		$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{SLOVE}$	SCKn SOTn		—	$2 t_{CLKP} + 55$	—	$2 t_{CLKP} + 45$	ns
Valid SIN $\rightarrow$ SCK $\uparrow$ setup time	$t_{IVSHE}$	SCKn SINn		10	—	10	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	$t_{SHIXE}$	SCKn SINn		$t_{CLKP} + 10$	—	$t_{CLKP} + 10$	—	ns
SCK rising time	$t_{FE}$	SCKn		—	20	—	20	ns
SCK falling time	$t_{RE}$	SCKn		—	20	—	20	ns

\* : Parameter m depends on  $t_{SCYCI}$  and can be calculated as :

- if  $t_{SCYCI} = 2^*k*t_{CLKP}$ , then  $m = k$ , where k is an integer  $> 2$
- if  $t_{SCYCI} = (2^*k + 1)*t_{CLKP}$ , then  $m = k + 1$ , where k is an integer  $> 1$

Notes : • The above values are AC characteristics for CLK synchronous mode.

- $t_{CLKP}$  is the cycle time of the peripheral clock.

**Internal clock mode (master mode)**

**External clock mode (slave mode)**


#### 16.7.4 I<sup>2</sup>C AC Timings at V<sub>DD5</sub> = 3.0 to 5.5 V

- Conditions during AC measurements

All AC tests were measured under the following conditions:

- I<sub>O<sub>drive</sub></sub> = 3 mA
- V<sub>DD5</sub> = 3.0 V to 5.5 V, I<sub>load</sub> = 3 mA
- V<sub>SS5</sub> = 0 V
- Ta = - 40°C to + 105°C
- C<sub>I</sub> = 50 pF
- VOL = 0.3 × V<sub>DD5</sub>,
- VOH = 0.7 × V<sub>DD5</sub>
- EPILR = 0, PILR = 0 (CMOS Hysteresis 0.3 × V<sub>DD5</sub>/0.7 × V<sub>DD5</sub>)


Fast mode:

(V<sub>DD5</sub> = 3.5 V to 5.5 V, V<sub>SS5</sub> = AV<sub>SS5</sub> = 0 V, T<sub>A</sub> = -40°C to + 105°C)

Parameter	Symbol	Pin name	Value		Unit	Remark
			Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCLn	0	400	kHz	
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>HD;STA</sub>	SCLn, SDAn	0.6	—	μs	
LOW period of the SCL clock	t <sub>LOW</sub>	SCLn	1.3	—	μs	
HIGH period of the SCL clock	t <sub>HIGH</sub>	SCLn	0.6	—	μs	
Setup time for a repeated START condition	t <sub>SU;STA</sub>	SCLn, SDAn	0.6	—	μs	
Data hold time for I <sup>2</sup> C-bus devices	t <sub>HD;DAT</sub>	SCLn, SDAn	0	0.9	μs	
Data setup time	t <sub>SU;DAT</sub>	SCLn SDAn	100	—	ns	
Rise time of both SDA and SCL signals	t <sub>r</sub>	SCLn, SDAn	20 + 0.1Cb	300	ns	
Fall time of both SDA and SCL signals	t <sub>f</sub>	SCLn, SDAn	20 + 0.1Cb	300	ns	
Setup time for STOP condition	t <sub>SU;STO</sub>	SCLn, SDAn	0.6	—	μs	
Bus free time between a STOP and START condition	t <sub>BUF</sub>	SCLn, SDAn	1.3	—	μs	
Capacitive load for each bus line	C <sub>b</sub>	SCLn, SDAn	—	400	pF	
Pulse width of spike suppressed by input filter	t <sub>SP</sub>	SCLn, SDAn	0	(1..1.5) × t <sub>CLKP</sub>	ns	*1

\*1: The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles of peripheral clock, depending on the phase relationship between I<sup>2</sup>C signals (SDA, SCL) and peripheral clock.

Note: t<sub>CLKP</sub> is the cycle time of the peripheral clock.




### 16.7.5 Free-run timer clock

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	CKn	—	$4t_{CLKP}$	—	ns

Note :  $t_{CLKP}$  is the cycle time of the peripheral clock.




### 16.7.6 Trigger input timing

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input capture input trigger	$t_{INP}$	ICUn	—	$5t_{CLKP}$	—	ns
A/D converter trigger	$t_{ATGX}$	ATGX	—	$5t_{CLKP}$	—	ns

Note :  $t_{CLKP}$  is the cycle time of the peripheral clock.



#### 16.7.7 External Bus AC Timings at $V_{DD35} = 4.5$ to $5.5$ V

- Conditions during AC measurements

All AC tests were measured under the following conditions:


- $I_{O_{drive}} = 5$  mA
- $V_{DD35} = 4.5$  V to  $5.5$  V,  $I_{load} = 5$  mA
- $V_{SS5} = 0$  V
- $T_a = -40^\circ\text{C}$  to  $+105^\circ\text{C}$
- $C_l = 50$  pF
- $V_{OL} = 0.2 \times V_{DD35}$ ,  
 $V_{OH} = 0.8 \times V_{DD35}$
- EPILR = 0, PILR = 1 (Automotive Level = worst case)

#### Basic Timing

( $V_{DD35} = 4.5$  V to  $5.5$  V,  $V_{SS5} = AV_{SS5} = 0$  V,  $T_a = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK	$t_{CLCH}$	SYSCLK	$1/2 \times t_{CLKT} - 1$	$1/2 \times t_{CLKT} + 1$	ns
	$t_{CHCL}$		$1/2 \times t_{CLKT} - 1$	$1/2 \times t_{CLKT} + 1$	ns
SYSCLK ↓ to CSXn delay time	$t_{CLCSL}$	SYSCLK CSXn	—	5	ns
	$t_{CLCSH}$		—	5	ns
SYSCLK ↑ to CSXn delay time (Addr → CS delay)	$t_{CHCSL}$		3	7	ns
SYSCLK ↓ to ASX delay time	$t_{CLASL}$	SYSCLK ASX	—	5	ns
	$t_{CLASH}$		—	5	ns
SYSCLK ↓ to Address valid delay time	$t_{CLAV}$	SYSCLK A23 to A0	—	7	ns

Note :  $t_{CLKT}$  is the cycle time of the external bus clock.




**Synchronous/Asynchronous read access**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↑ to RDX delay time	TCHRL	SYSCLK RDX	2	5	ns
	TCHRH		2	5	ns
Data valid to RDX ↑ setup time	TDSRH	RDX D31 to D16	12	—	ns
RDX ↑ to Data valid hold time	TRHDX	RDX D31 to D16	0	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK WRXn	—	5	ns
	TCLWRH		2	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	5	ns
	TCLCSH		—	5	ns




**Synchronous write access - byte control type**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WEX delay time	TCLWL	SYSCLK WEX	—	5	ns
	TCLWH		2	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	- 1	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$t_{CLKT} - 1$	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK WRXn	—	5	ns
	TCLWRH		2	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	5	ns
	TCLCSH		—	5	ns




**Synchronous write access - no byte control type**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	TCLWRL	SYSCLK WRXn	—	5	ns
	TCLWRH		2	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	- 1	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$t_{CLKT} - 1$	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	5	ns
	TCLCSH		—	5	ns




**Asynchronous write access - byte control type**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	$t_{CLKT} - 1$	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	$1/2 \times t_{CLKT} - 1$	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$1/2 \times t_{CLKT} - 1$	—	ns
WEX to WRXn delay time	TWRLWL	WEX WRXn	—	$1/2 \times t_{CLKT} + 1$	ns
	TWHWRH		$1/2 \times t_{CLKT} - 1$	—	ns
WEX to CSXn delay time	TCLWL	WEX CSXn	—	$1/2 \times t_{CLKT} + 1$	ns
	TWHCH		$1/2 \times t_{CLKT} - 1$	—	ns




**Asynchronous write access - no byte control type**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	$t_{CLKT} - 1$	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	$1/2 \times t_{CLKT} - 1$	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$1/2 \times t_{CLKT} - 1$	—	ns
WRXn to CSXn delay time	TCLWRL	WRXn CSXn	—	$1/2 \times t_{CLKT} + 1$	ns
	TWRHCH		$1/2 \times t_{CLKT} - 1$	—	ns



**RDY waitcycle insertion**
 $(V_{DD35} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
RDY setup time	TRDYS	SYSCLK RDY	8	—	ns
RDY hold time	TRDYH	SYSCLK RDY	0	—	ns



#### 16.7.8 External Bus AC Timings at $V_{DD35} = 3.0$ to $4.5$ V

- Conditions during AC measurements


All AC tests were measured under the following conditions:

- $I_{O_{drive}} = 5$  mA
- $V_{DD35} = 3.0$  V to  $4.5$  V,  $I_{load} = 3$  mA
- $V_{SS5} = 0$  V
- $T_a = -40^\circ\text{C}$  to  $+105^\circ\text{C}$
- $C_l = 50$  pF
- $V_{OL} = 0.2 \times V_{DD35}$ ,  
 $V_{OH} = 0.8 \times V_{DD35}$
- EPILR = 0, PILR = 1 (Automotive Level = worst case)

#### Basic Timing


( $V_{DD35} = 3.0$  V to  $4.5$  V,  $V_{SS5} = A_{VSS5} = 0$  V,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK	TCLCH	SYSCLK	$1/2 \times t_{CLKT}$	$1/2 \times t_{CLKT} + 2$	ns
	TCHCL		$1/2 \times t_{CLKT} - 2$	$1/2 \times t_{CLKT}$	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	11	ns
	TCLCSH		—	7	ns
SYSCLK ↑ to CSXn delay time (Addr → CS delay)	TCHCSL		2	6	ns
SYSCLK ↓ to ASX delay time	TCLASL	SYSCLK ASX	—	6	ns
	TCLASH		—	7	ns
SYSCLK ↓ to Address valid delay time	TCLAV	SYSCLK A23 to A0	—	13	ns




**Synchronous/Asynchronous read access**
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↑ to RDX delay time	TCHRL	SYSCLK RDX	1	4	ns
	TCHRH		2	6	ns
Data valid to RDX ↑ setup time	TDSRH	RDX D31 to D16	16	—	ns
RDX ↑ to Data valid hold time	TRHDX	RDX D31 to D16	0	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK WRXn	—	6	ns
	TCLWRH		3	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	11	ns
	TCLCSH		—	7	ns




**Synchronous write access - byte control type**
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WEX delay time	TCLWL	SYSCLK WEX	—	6	ns
	TCLWH		3	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	-7	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$t_{CLKT} - 3$	—	ns
SYSCLK ↓ to WRXn (as byte enable) delay time	TCLWRL	SYSCLK WRXn	—	6	ns
	TCLWRH		3	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	11	ns
	TCLCSH		—	7	ns




**Synchronous write access - no byte control type**
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	TCLWRL	SYSCLK WRXn	—	6	ns
	TCLWRH		3	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	- 7	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$t_{CLKT} - 3$	—	ns
SYSCLK ↓ to CSXn delay time	TCLCSL	SYSCLK CSXn	—	11	ns
	TCLCSH		—	7	ns




**Asynchronous write access - byte control type**
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	$t_{CLKT}$	—	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D16	$1/2 \times t_{CLKT} - 7$	—	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D16	$1/2 \times t_{CLKT} - 3$	—	ns
WEX to WRXn delay time	TWRLWL	WEX WRXn	—	$1/2 \times t_{CLKT} + 1$	ns
	TWHWRH		$1/2 \times t_{CLKT} - 1$	—	ns
WEX to CSXn delay time	TCLWL	WEX CSXn	—	$1/2 \times t_{CLKT} - 1$	ns
	TWHCH		$1/2 \times t_{CLKT} - 1$	—	ns




**Asynchronous write access - no byte control type**
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	$t_{CLKT}$	—	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D16	$1/2 \times t_{CLKT} - 7$	—	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D16	$1/2 \times t_{CLKT} - 3$	—	ns
WRXn to CSXn delay time	TCLWRL	WRXn CSXn	—	$1/2 \times t_{CLKT} + 1$	ns
	TWRHCH		$1/2 \times t_{CLKT} - 1$	—	ns



***RDY waitcycle insertion***
 $(V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}, V_{SS5} = AV_{SS5} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$ 



Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
RDY setup time	TRDYS	SYSCLK RDY	12	—	ns
RDY hold time	TRDYH	SYSCLK RDY	0	—	ns



## 17. Ordering Information

Part number	Package	Remarks
CY91F467SAPMC-GS-UJE2	176-pin plastic LQFP (LQP176)	Lead-free package

## 18. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
c	0.09	—	0.20
D	26.00	BSC	
D1	24.00	BSC	
e	0.50	BSC	
E	26.00	BSC	
E1	24.00	BSC	
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°

### NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-15150 \*\*

PACKAGE OUTLINE, 176 LEAD LQFP  
24.0X24.0X1.7 MM LQP176 REV\*\*

## 19. Revision History

Version	Date	Remark
0.10	2007-10-04	Initial draft
0.11	2007-10-10	corrected pindescription
0.12	2007-10-10	added scope
0.13	2007-11-07	updated pinning and featurelist
0.14	2007-11-19	updated the IO-map, Interrupt table and Flash access
0.15	2007-11-26	added APIX® register description, changed scope
0.16	2007-12-04	added trademark information, changed scope
0.17	2008-01-20	updated APIX® register description
0.18	2008-02-12	updated product lineup
0.19	2008-04-10	updated APIX® register description
0.20	2008-04-11	updated APIX® register description, Interruptvectortable
0.21	2008-07-31	added APIX® overview and DMA trigger settings
0.22	2008-08-01	updated APIX® PHY configuration
0.23	2008-08-27	updated APIX® controller description
0.24	2008-09-03	updated electrical characteristics and APIX® controller description
0.25	2009-02-02	updated APIX® RH description, operating conditions and AC characteristics, added clockmodulator limitation
0.26	2009-02-04	updated APIX® RH description and operating conditions
0.27	2009-02-10	added trademark information
0.28	2009-03-03	updated product lineup and electrical characteristics
0.29	2009-03-10	updated ADC electrical characteristics
0.30	2009-05-08	corrected default values for PFR00 to PFR10 and level for AC specification
1.00	2009-06-02	corrected AC specification
1.01	2009-06-05	updated DC characteristics
1.02	2009-06-17	updated ordering information

## 20. Major Changes

Spansion Publication Number: DS07-16617-3E

Page	Section	Change Results
4, 5	Product Lineup	Corrected the part number; MB91V460A → MB91V460B
41		Corrected the status in figure as follows. “PLLGOOD” → “reserved”
42	APIX® Controller 2. Automotive Remote Handler 2.1. Register Description 2.1.2. Channel Control and Status	Corrected the status for UPVALID. read only Read only status → Read only status Added the sentence as follows. “*Remark: Reading UPVALID returns the status and then clears the flag value to “0”. ”
50	2.1.8. Eventbuffer	Corrected the sentence as follows. “*Remark: It is recommended to read first EVBUF0 and” → “*Remark: It is recommended to read first EVBUF0 and after that EVBUF1.”
52	3. APIX® PHY Configuration	Corrected the title. APIX <sup>1/4</sup> ® PHY Configuration → APIX® PHY Configuration
79	I/O Map Address: 007208 <sub>H</sub> Address: 007214 <sub>H</sub>	Corrected the Register as follows. “--- 0 --- 000 - - 00 00000000 - - 00 - - 000” → “--- 0 --- 000 - - 00 - 0000000 - - 00 - 111”
96	Recommended Settings 1. PLL and Clockgear settings	Corrected the sentence as follows. “Please note that for MB91F467SA the core base clock frequencies are valid in the 1.8 V operation mode of the Main regulator and Flash.” → “Please note that for MB91F467SA the core base clock frequencies are valid in both 1.8 V and 1.9 V nominal operation modes of the Main regulator and Flash.”
97	2. Clock Modulator settings	Deleted the sentence as follows. “The clock modulator is currently being evaluated and should not be used for other purpose than testing.”
104	Electrical Characteristics 1. Absolute maximum ratings	Deleted the footnote *7.
105	2. Recommended operating conditions	Corrected the symbol V <sub>DDA</sub> for Power supply voltage as follows. Maximum value: 1.0 → 1.85 Remarks: APIX® → APIX® Using APIX: Internal core supply voltage (default: 1.8 V nominal) must be changed to 1.9 V nominal. Can be done by register setting: Register: REGSEL Address: 0x04CE Bit 4 =1 and Bit 5 = 1 (sets Main Regulator 1.9V nominal)

**NOTE: Please see “Document History” about later revised information.**

Page	Section	Change Results
Rev.*B		
-	Marketing Part Numbers changed from an MB prefix to a CY prefix	
6, 138, 139	2. Pin Assignments 17. Ordering information 18. Package Dimensions	Package description modified to JEDEC description. FPT-176P-M07 → LQP176
138	17. Ordering information	Revised Marketing Part Numbers as follows:  Before) MB91F467SAPMC-GSE2  After) CY91F467SAPMC-GS-UJE2

## Document History

Document Title: CY91460S Series FR60 32-bit Microcontroller Document Number: 002-04623				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	07/22/2010	Migrated to Cypress and assigned document number 002-04623. No change to document contents or format.
*A	5223810	AKIH	05/27/2016	Updated to Cypress format.
*B	6074464	WAFA	02/19/2018	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 2.Pin Assignments 17.Ordering Information 18.Package Dimension For details, please see 20. Major Changes.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

---

© Cypress Semiconductor Corporation, 2009-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.