



N-Channel Power MOSFET

700V, 3A, 1.4Ω

FEATURES

- Super-Junction technology
- High performance, small R_{DS(ON)}*Q_g figure of merit (FOM)
- High ruggedness performance
- 100% UIS and R_g tested
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS				
PARAMETER	PARAMETER VALUE UNIT			
V _{DS}	700	V		
R _{DS(on)} (max)	1.4	Ω		
Q_g	7.4	nC		


APPLICATION

- Power Supply
- AC/DC LED Lighting









Note: MSL 3 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	700	V	
Gate-Source Voltage		V_{GS}	±30	V	
Continuous Drain Current (Note 1)	$T_C = 25^{\circ}C$	o_	3	А	
	$T_C = 100$ °C		1.8		
Pulsed Drain Current (Note 2)		I _{DM}	9	Α	
Total Power Dissipation @ T _C = 25°C		P _{DTOT}	28	W	
Single Pulsed Avalanche Energy (Note 3)		E _{AS}	26	mJ	
Single Pulsed Avalanche Current (Note 3)		I _{AS}	0.6	Α	
Operating Junction and Storage Temperature Range		T_J , T_{STG}	- 55 to +150	°C	

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	R _{eJC}	4.4	°C/W	
Junction to Ambient Thermal Resistance	$R_{\Theta JA}$	62	°C/W	

Thermal Performance Note: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design.

1



ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	МАХ	UNIT
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	700			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	$V_{GS(TH)}$	2		4	٧
Gate Body Leakage	$V_{GS} = \pm 30V$, $V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 700V, V_{GS} = 0V$	I _{DSS}			1	μΑ
Drain-Source On-State Resistance (Note 4)	V _{GS} = 10V, I _D = 1.2A	R _{DS(ON)}		1.1	1.4	Ω
Dynamic (Note 5)		1	l	l	l	ı
Total Gate Charge		Q_g		7.4		
Gate-Source Charge	$V_{DS} = 380V, I_D = 3A,$ $V_{GS} = 10V$	Q_{gs}		1.8		nC
Gate-Drain Charge		Q_{gd}		2.4]
Input Capacitance	$V_{DS} = 100V, V_{GS} = 0V,$	C _{iss}		317		
Output Capacitance	f = 1.0MHz	C _{oss}		42		pF
Gate Resistance	f = 1.0MHz	R_g		3.2		Ω
Switching (Note 6)						
Turn-On Delay Time	$V_{DD} = 380V,$ $R_{GEN} = 25\Omega,$ $I_{D} = 3A, V_{GS} = 10V,$	t _{d(on)}		16		
Turn-On Rise Time		t _r		15		
Turn-Off Delay Time		t _{d(off)}		26		ns
Turn-Off Fall Time	1D = 0A, VGS = 10V,	t _f		8		
Source-Drain Diode						
Forward On Voltage (Note 4)	$I_{S} = 3A, V_{GS} = 0V$	V_{SD}			1.4	٧
Reverse Recovery Time	$V_{B} = 200V, I_{S} = 2A$	t _{rr}		137		ns
Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	Q _{rr}		0.7		μC

Notes:

- 1. Current limited by package
- 2. Pulse width limited by the maximum junction temperature
- 3. L = 144mH, $I_{AS} = 0.6A$, $V_{DD} = 50V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$
- 4. Pulse test: PW \leq 300 μ s, duty cycle \leq 2%
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.

ORDERING INFORMATION


PART NO.	PACKAGE	PACKING
TSM70NB1R4CP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel



CHARACTERISTICS CURVES


(T_C = 25°C unless otherwise noted)





V_{DS}, Drain to Source Voltage (V)


Transfer Characteristics



V_{GS}, Gate to Source Voltage (V)

Gate-Source Voltage vs. Gate Charge

On-Resistance vs. Drain Current




On-Resistance vs. Junction Temperature


V_{GS}, Gate to Source Voltage (V)

Is, Reverse Drain Current (A)


3



Source-Drain Diode Forward Current vs. Voltage



T_{.J}, Junction Temperature (°C)




V_{SD}, Body Diode Forward Voltage (V)




CHARACTERISTICS CURVES


 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$



BV_{DSS} (Normalized) Drain-Source Breakdown Voltage




Maximum Safe Operating Area



V_{DS}, Drain to Source Voltage (V)


Normalized Thermal Transient Impedance, Junction-to-Case




t, Square Wave Pulse Duration (sec)



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



SUGGESTED PAD LAYOUT



5

MARKING DIAGRAM



Y = Year Code

M = Month Code

O =Jan P =Feb Q =Mar R =Apr

 $S = May \quad T = Jun \quad U = Jul \quad V = Aug$

 \mathbf{W} =Sep \mathbf{X} =Oct \mathbf{Y} =Nov \mathbf{Z} =Dec \mathbf{L} = Lot Code (1~9, A~Z)



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.