

İ

## **1.0MHz, 2.0A, Synchronous Step Down DC-DC Converter AP3431**

## **General Description**

The AP3431 is a high efficiency step-down DC-DC voltage converter. The chip operation is optimized by peak-current mode architecture with built-in synchronous power MOS switchers. The oscillator and timing capacitors are all built-in providing an internal switching frequency of 1MHz that allows the use of small surface mount inductors and capacitors for portable product implementations.

Integrated Soft Start (SS), Under Voltage Lock Out (UVLO), Thermal Shutdown Detection (TSD) and short circuit protection are designed to provide reliable product applications.

The device is available in adjustable output voltage versions ranging from  $0.8V$  to  $0.9 \times V_{IN}$  when input voltage range is from 2.7V to 5.5V , and is able to deliver up to 2.0A.

The AP3431 is available in SOIC-8 package.

## **Features**

- $\cdot$  High Efficiency Buck Power Converter
- Output Current: 2A
- Low R<sub>DS(ON)</sub> Internal Switches : 120m $\Omega$ (V<sub>IN</sub>=5V)
- Adjustable Output Voltage from 0.8V to  $0.9\times V_{IN}$
- Wide Operating Voltage Range: 2.7V to 5.5V
- Built-in Power Switches for Synchronous Rectification with High Efficiency
- Feedback Voltage: 800mV
- Switching Frequency: 1.0MHz
- Thermal Shutdown Protection
- Internal Soft Start
- 

# **Applications**

- LCD TV
- Set Top Box
- Post DC-DC Voltage Regulation
- PDA and Notebook Computer







#### İ **Pin Configuration**



Figure 2. Pin Configuration of AP3431 (Top View)



# **Pin Description**



#### İ **Functional Block Diagram**



Figure 3. Functional Block Diagram of AP3431

## **Ordering Information**





BCD Semiconductor's Pb-free products, as designated with "G1" in the part number, are RoHS compliant and green.



#### İ **Absolute Maximum Ratings (Note 1)**



Note 1: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

# **Recommended Operating Conditions**





#### İ **Electrical Characteristics**

 $V_{IN}=V_{CC}=V_{EN}=5V$ ,  $V_{OUT}=1.2V$ ,  $V_{FB}=0.8V$ ,  $L=2.2\mu H$ ,  $C_{IN}=10\mu F$ ,  $C_{OUT}=22\mu F$ ,  $T_A=25\text{°C}$ , unless otherwise specified.











Figure 4. Efficiency vs. Output Current Figure 5. Efficiency vs. Output Current











#### İ **Typical Performance Characteristics (Continued)**



Figure 8. 2.5V Line Regulation Figure 9. 1.8V Line Regulation







**Figure 10. Efficiency vs. Output Current Figure 11. Efficiency vs. Output Current** 



#### İ **Typical Performance Characteristics (Continued)**



Figure 12. 1.2V Load Regulation Figure 13. 1.0V Load Regulation











İ **Typical Performance Characteristics (Continued)** 



Figure 16. Efficiency vs. Output Current Figure 17. Frequency vs. Input Voltage

**Frequency vs. Input Voltage**  $1.05$  $1.04$  $1.03$ 1.02 Frequency(Hz) 1.01  $1.00$  $0.99$ 0.98  $0.97$  $0.96$ Vout =  $1.2V$  , lout =  $1A$ ــا 0.95<br>2.5  $4.0$  $4.5$  $5.0$  $3.0$  $3.5$  $5.5$ Input Voltage(V)







**Figure 18. 3.3V Load Regulation Figure 19. Temperature vs. Output Current** 



İ **Typical Performance Characteristics (Continued)** 



Figure 20. EN Pin Threshold vs. Input Voltage Figure 21. FB Voltage vs. Output Current







Figure 22. V<sub>OUT</sub> Ripple Figure 23. Dynamic Mode (V<sub>IN</sub>=5V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=500mA) (Load=200mA to 1200mA, V<sub>IN</sub>=5V, V **(Load=200mA to 1200mA, V<sub>IN</sub>=5V, V<sub>OUT</sub>=3.3V)** 



#### İ **Typical Performance Characteristics (Continued)**





 $(V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A)$ 







 $(V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 2A)$ 

Figure 26. V<sub>OUT</sub> Ripple Figure 27. Dynamic Mode (Falling)

Nov. 2011 Rev. 1.0



#### İ **Typical Performance Characteristics (Continued)**



Figure 28. EN Pin, Low to High Figure 29. Soft Start Figure 29. Soft Start Figure 29. Soft Start Figure 29. Soft Start  $V_{\text{IN}}$ =5V,  $V_{\text{OUT}}$ =3.3V,  $I_{\text{OUT}}$ =0A)  $(V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 100mA)$ 



Figure 30. EN Pin, Low to High Figure 31. Soft Start Figure 31. Soft Start ( $V_{IN}$ =5V,  $V_{OUT}$ =3.3V,  $I_{OUT}$ =1A)  $(V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A)$ 

Nov. 2011 Rev. 1.0



#### İ **Typical Performance Characteristics (Continued)**



Figure 32. EN Pin, High to Low Figure 33. OTP  $(V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A)$ 



#### İ **Application Information**

The basic AP3431 application circuit is shown in Figure 35, external components selection is determined by the load current and is critical with the selection of inductor and capacitor values.

#### **1. Inductor Selection**

For most applications, the value of inductor is chosen based on the required ripple current with the range of  $1\mu$ H to  $6.8\mu$ H.

$$
\Delta I_L = \frac{1}{f \times L} V_{OUT} (1 - \frac{V_{OUT}}{V_{IN}})
$$

The largest ripple current occurs at the highest input voltage. Having a small ripple current reduces the ESR loss in the output capacitor and improves the efficiency. The highest efficiency is realized at low operating frequency with small ripple current. However, larger value inductors will be required. A reasonable starting point for ripple current setting is  $\triangle I_L$ =40% $I_{MAX}$ . For a maximum ripple current stays below a specified value, the inductor should be chosen according to the following equation:

$$
L = \left[\frac{V_{OUT}}{f \times \Delta I_L (MAX)}\right][1 - \frac{V_{OUT}}{V_{IN} (MAX)}]
$$

The DC current rating of the inductor should be at least equal to the maximum output current plus half the highest ripple current to prevent inductor core saturation. For better efficiency, a lower DC-resistance inductor should be selected.

#### **2. Capacitor Selection**

The input capacitance,  $C_{IN}$ , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
I_{\rm RMS} = I_{\rm OMAX} \times \frac{[V_{\rm OUT} (V_{\rm IN} - V_{\rm OUT})]^{\frac{1}{2}}}{V_{\rm IN}}
$$

It indicates a maximum value at  $V_{\text{IN}}=2V_{\text{OUT}}$ , where  $I<sub>RMS</sub>=I<sub>OUT</sub>/2$ . This simple worse-case condition is commonly used for design because even significant

deviations do not much relieve. The selection of  $C<sub>OUT</sub>$ is determined by the Effective Series Resistance (ESR) that is required to minimize output voltage ripple and load step transients, as well as the amount of bulk capacitor that is necessary to ensure that the control loop is stable. Loop stability can be also checked by viewing the load step transient response as described in the following section. The output ripple,  $\triangle V_{\text{OUT}}$ , is determined by:

$$
\Delta V_{OUT} \le \Delta I_L [ESR + \frac{1}{8 \times f \times C_{OUT}}]
$$

The output ripple is the highest at the maximum input voltage since  $\Delta I_L$  increases with input voltage.

#### **3. Load Transient**

A switching regulator typically takes several cycles to respond to the load current step. When a load step occurs,  $V_{\text{OUT}}$  immediately shifts by an amount equal to  $\Delta I_{\text{LOAD}} \times \text{ESR}$ , where ESR is the effective series resistance of output capacitor.  $\triangle I_{\text{LOAD}}$  also begins to charge or discharge  $C<sub>OUT</sub>$  generating a feedback error signal used by the regulator to return  $V_{\text{OUT}}$  to its steady-state value. During the recovery time,  $V_{OUT}$ can be monitored for overshoot or ringing that would indicate a stability problem.

#### **4. Output Voltage Setting**

The output voltage of AP3431 can be adjusted by a resistive divider according to the following formula:

$$
V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2}) = 0.8V \times (1 + \frac{R_1}{R_2})
$$

The resistive divider senses the fraction of the output voltage as shown in Figure 34.



Figure 34. Setting the Output Voltage



İ

## **1.0MHz, 2.0A, Synchronous Step Down DC-DC Converter AP3431**

## **Application Information (Continued)**

#### **5. Short Circuit Protection**

When the AP3431 output node is shorted to GND, as  $V_{FB}$  drop under 0.4V, the chip will enter soft-start mode to protect itself, when short circuit is removed, and  $V_{FB}$  rise over 0.4V, the AP3431 recover back to normal operation again. If the AP3431 reach OCP threshold while short circuit, the AP3431 will enter soft-start cycle until the current under OCP threshold.

### **6. Efficiency Considerations**

The efficiency of switching regulator is equal to the output power divided by the input power times 100%. It is usually useful to analyze the individual losses to determine what is limiting efficiency and which change could produce the largest improvement. Efficiency can be expressed as:

Efficiency= $100\%$ -L1-L2- $\dots$ 

Where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the regulator produce losses, two major sources usually account for most of the power losses:  $V_{IN}$  quiescent current and  $I^2R$  losses. The  $V_{IN}$  quiescent current loss dominates the efficiency loss at very light load currents and the I<sup>2</sup>R loss dominates the efficiency loss at medium to heavy load currents.

**6.1** The  $V_{IN}$  quiescent current loss comprises two parts: the DC bias current as given in the electrical characteristics and the internal MOSFET switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each cycle the gate is switched from high to low, then to high again, and the packet of charge,  $dQ$  moves from  $V_{IN}$  to ground. The resulting  $dQ/dt$  is the current out of  $V_{IN}$  that is typically larger than the internal DC bias current. In continuous mode,

$$
I_{GATE} = f \times (Q_P + Q_N)
$$

Where  $Q_P$  and  $Q_N$  are the gate charge of power PMOSFET and NMOSFET switches. Both the DC bias current and gate charge losses are proportional to the  $V_{IN}$  and this effect will be more serious at higher input voltages.

**6.2** I<sup>2</sup>R losses are calculated from internal switch resistance,  $R_{SW}$  and external inductor resistance  $R_L$ . In continuous mode, the average output current flowing through the inductor is chopped between power PMOSFET switch and NMOSFET switch. Then, the series resistance looking into the SW pin is a function of both PMOSFET and NMOSFET  $R_{DS(ON)}$ resistance and the duty cycle (D) are as follows:

 $R_{DS(ON)}$  resistance and the duty cycle (D):

$$
R_{SW} = R_{DS(ON)P} \times D + R_{DS(ON)N} \times (1 - D)
$$

Therefore, to obtain the  $I^2R$  losses, simply add  $R_{SW}$  to  $R<sub>L</sub>$  and multiply the result by the square of the average output current.

Other losses including  $C_{IN}$  and  $C_{OUT}$  ESR dissipative losses and inductor core losses generally account for less than 2 % of total additional loss.

### **7. Thermal Characteristics**

In most applications, the part does not dissipate much heat due to its high efficiency. However, in some conditions when the part is operating in high ambient temperature with high  $R_{DS(ON)}$  resistance and high duty cycles, such as in LDO mode, the heat dissipated may exceed the maximum junction temperature. To avoid the part from exceeding maximum junction temperature, the user should do some thermal analysis. The maximum power dissipation depends on the layout of PCB, the thermal resistance of IC package, the rate of surrounding airflow and the temperature difference between junction and ambient.

### **8. PCB Layout Considerations**

When laying out the printed circuit board, the following checklist should be used to optimize the performance of AP3431.

- 1) The power traces, including the GND trace, the SW trace and the VIN trace should be kept direct, short and wide.
- 2) Put the input capacitor as close as possible to the V



#### İ **Application Information (Continued)**

-IN and GND pins.

- 3) The FB pin should be connected directly to the feedback resistor divider.
- 4) Keep the switching node, SW, away from the sensitive FB pin and the node should be kept small area.



#### İ **Typical Application**



Note 2: 
$$
V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2})
$$
.







#### Nov. 2011 Rev. 1.0



#### İ **Mechanical Dimensions**

**SOIC-8 Unit: mm(inch)** 



Note: Eject hole, oriented hole and mold mark is optional.



#### **BCD Semiconductor Manufacturing Limited**

http://www.bcdsemi.com

#### **IMPORTANT NOTICE IMPORTANT NOTICE**

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others. cations herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any<br>particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arisi

#### **MAIN SITE**

#### **- Headquarters**

**BCD Semiconductor Manufacturing Limited**<br>No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industr<br>Tel: +86-21-24162266, Fax: +86-21-24162277 **BCD Semiconductor Manufacturing Limited BCD Semiconductor Manufacturing Limited MAIN SITE<br>- Headquarters<br>BCD Semiconductor Manufacturin<br>No. 1600, Zi Xing Road, Shanghai Zi<br>Tel: +86-21-24162266, Fax: +86-21-2<br>REGIONAL SALES OFFICE** No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industrial Park, 200241, China Tel: +86-21-24162266, Fax: +86-21-24162277

#### REGIONAL SALES OFFICE

**Shenzhen Office Shenzhen Office Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd., Shenzhen Office** Unit A Room 1203, Skyworth Bldg., Gaoxin Ave.1.S., Nanshan District, Shenzhen, **China**<br>Tel: +86-755-8826 7951<br>Te China

Tel: +86-755-8826 7951 Fax: +86-755-8826 7865

#### **- Wafer Fab**

- Wafer Fab<br>Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd.<br>. 1 Shan Road, Shanghai 200233, China<br>86-21-6485 1491, Fax: +86-21-5450 0008 800 Yi Shan Road, Shanghai 200233, China Tel: +86-21-6485 1491, Fax: +86-21-5450 0008

**Taiwan Office**

**Taiwan Office BCD Semiconductor (Taiwan) Company Limited** 4F, 298-1, Rui Guang Road, Nei-Hu District, Taipei, 1aiwan<br>Tel: +886-2-2656 2808 Taiwan

Tel: +886-2-2656 2808 Fax: +886-2-2656 2806

**BCD Semiconductor Corp. BCD Semiconductor Corporation** 30920 Huntwood Ave. Hayward, CA 94544, USA<br>Tel : +1-510-324-2988<br>Fax: +1-510-324-2788 **USA Office** CA 94544, USA Tel : +1-510-324-2988 Fax: +1-510-324-2788