
# life.augmented


## STF5N60M2

## N-channel 600 V, 1.3 Ω typ., 3.5 A MDmesh<sup>™</sup> M2 Power MOSFET in a TO-220FP package

Datasheet - production data



#### Figure 1: Internal schematic diagram



### Features

| Order code | VDS@ TJmax | RDS(on) max. | ID    |
|------------|------------|--------------|-------|
| STF5N60M2  | 650 V      | 1.4 Ω        | 3.5 A |

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

## **Applications**

• Switching applications

## Description

This device is an N-channel Power MOSFET developed using MDmesh<sup>™</sup> M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

#### Table 1: Device summary

| Order code | Marking | Package  | Packing |
|------------|---------|----------|---------|
| STF5N60M2  | 5N60M2  | TO-220FP | Tube    |

DocID025320 Rev 2

This is information on a product in full production.

#### Contents

## Contents

| 1 | Electric | cal ratings                         | 3  |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics                 | 4  |
|   | 2.1      | Electrical characteristics (curves) | 6  |
| 3 | Test cir | rcuits                              | 8  |
| 4 | Packag   | e information                       | 9  |
|   | 4.1      | TO-220FP package information        | 10 |
| 5 | Revisio  | on history                          | 12 |



## 1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol              | Parameter  | Value         | Unit  |
|---------------------|--|---------------|-------|
| V <sub>GS</sub>     | Gate-source voltage  | ±25           | V     |
| (1)                 | Drain current (continuous) at T <sub>C</sub> = 25 °C   | 3.5           | А     |
| ID( )               | Drain current (continuous) at Tc = 100 °C  | 2.2           | A     |
| I <sub>DM</sub> (2) | Drain current (pulsed)   | 14 A          |       |
| P <sub>TOT</sub>    | Total dissipation at $T_C = 25 \ ^{\circ}C$  | 20            | W     |
| V <sub>ISO</sub>    | Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C) | 2500 V        |       |
| dv/dt (3)           | Peak diode recovery voltage slope  | 15            | 1//22 |
| dv/dt (4)           | MOSFET dv/dt ruggedness  | 50 V/ns       |       |
| T <sub>stg</sub>    | Storage temperature range  | -55 to 150 °C |       |
| Tj                  | Operating junction temperature range   |               | U     |

#### Notes:

<sup>(1)</sup>Limited by package.

 $^{\left( 2\right) }$  Pulse width limited by safe operating area.

 $^{(3)}$  I\_{SD}  $\leq$  3.5 A, di/dt  $\leq$  400 A/µs; V\_Ds peak < V(BR)DSS, V\_DD = 400 V.

 $^{(4)}$  V<sub>DS</sub>  $\leq$  480 V.

#### Table 3: Thermal data

| Symbol                | Parameter                                | Value | Unit |
|-----------------------|--|-------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case max.    | 6.25  | °C/W |
| Rthj-amb              | Thermal resistance junction-ambient max. | 62.5  | °C/W |

#### **Table 4: Avalanche characteristics**

| Symbol | Parameter  | Value | Unit |
|--------|--|-------|------|
| lar    | Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )                                       | 0.5   | А    |
| Eas    | Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> ; V <sub>DD</sub> = 50 V) | 80    | mJ   |



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

| Table | 5: | On | /off | states |  |
|-------|----|----|------|--------|--|
|       |    |    |      |        |  |

| Symbol                  | Parameter                            | Test conditions  | Min. | Тур. | Max. | Unit |
|-------------------------|--------------------------------------|--|------|------|------|------|
| V <sub>(BR)DSS</sub>    | Drain-source breakdown<br>voltage    | $V_{GS} = 0 V, I_D = 1 mA$   | 600  |      |      | V    |
| Zara gata valtaga drain |                                      | $V_{GS} = 0 V, V_{DS} = 600 V$   |      |      | 1    |      |
| Idss                    | Zero gate voltage drain<br>current   | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_{C} = 125 \text{ °C}^{(1)}$ |      |      | 100  | μA   |
| lgss                    | Gate-body leakage<br>current         | $V_{\text{DS}}=0~\text{V},~V_{\text{GS}}=\pm25~\text{V}$                     |      |      | ±10  | μA   |
| $V_{GS(th)}$            | Gate threshold voltage               | $V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$                                      | 2    | 3    | 4    | V    |
| R <sub>DS(on)</sub>     | Static drain-source<br>on-resistance | $V_{GS} = 10 \text{ V}, \text{ I}_{D} = 1.7 \text{ A}$                       |      | 1.3  | 1.4  | Ω    |

#### Notes:

<sup>(1)</sup> Defined by design, not subject to production test.

| Table 6: Dynamic                 |                               |   |      |      |      |      |  |
|----------------------------------|-------------------------------|---|------|------|------|------|--|
| Symbol Parameter Test conditions |                               |   | Min. | Тур. | Max. | Unit |  |
| Ciss                             | Input capacitance             |   | -    | 211  | -    |      |  |
| Coss                             | Output capacitance            | $V_{DS} = 100 V, f = 1 MHz,$  | -    | 13   | -    | рF   |  |
| C <sub>rss</sub>                 | Reverse transfer capacitance  | V <sub>GS</sub> = 0 V   | -    | 0.75 | -    | μ.   |  |
| Coss eq. <sup>(1)</sup>          | Equivalent output capacitance | $V_{\text{DS}}=0 \text{ to } 480 \text{ V},  V_{\text{GS}}=0 \text{ V}$ | -    | 19.5 | -    | pF   |  |
| R <sub>G</sub>                   | Intrinsic gate resistance     | f = 1 MHz open drain  | -    | 6.2  | -    | Ω    |  |
| Qg                               | Total gate charge             | $V_{DD} = 480 V, I_D = 3.5 A,$  | -    | 8    | -    |      |  |
| Qgs                              | Gate-source charge            | $V_{GS} = 10 V$   | -    | 1.6  | -    | nC   |  |
| Q <sub>gd</sub>                  | Gate-drain charge             | (see Figure 15: "Test circuit for gate charge behavior")                | -    | 4.4  | -    |      |  |

#### Notes:

 $^{(1)}$  Coss  $_{eq.}$  is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

| Symbol             | Parameter              | Test conditions  | Min. | Тур. | Max. | Unit |
|--------------------|------------------------|--|------|------|------|------|
| t <sub>d(on)</sub> | Turn-on<br>delay time  | $V_{DD} = 300 \text{ V}, \text{ I}_D = 1.7 \text{ A R}_G = 4.7 \Omega,$<br>$V_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for<br>resistive load switching times" and Figure 19:<br>"Switching time waveform") | -    | 12   | -    |      |
| tr                 | Rise time              |  | -    | 3    | -    |      |
| td(off)            | Turn-off<br>delay time |  | -    | 70   | -    | ns   |
| tr                 | Fall time              |  | -    | 15   | -    |      |

#### Table 7: Switching times

#### 4/13



#### Electrical characteristics


| Symbol                          | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| Isd                             | Source-drain current          |  | -    |      | 3.5  | А    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 14   | А    |
| Vsd <sup>(2)</sup>              | Forward on voltage            | $V_{GS}=0~V,~I_{SD}=3.5~A$   | -    |      | 1.6  | V    |
| trr                             | Reverse recovery time         |  | -    | 220  |      | ns   |
| Qrr                             | Reverse recovery charge       | I <sub>SD</sub> = 3.5 A, di/dt = 100 A/µs,<br>V <sub>DD</sub> = 60 V (see <i>Figure 16: "Test</i><br><i>circuit for inductive load switching</i><br><i>and diode recovery times"</i> ) |      | 1.05 |      | μC   |
| IRRM                            | Reverse recovery<br>current   |  |      | 9.5  |      | А    |
| trr                             | Reverse recovery time         | I <sub>SD</sub> = 3.5 A, di/dt = 100 A/μs,   | -    | 314  |      | ns   |
| Qrr                             | Reverse recovery charge       | $V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for  | -    | 1.5  |      | μC   |
| IRRM                            | Reverse recovery<br>current   | inductive load switching and diode recovery times")  | -    | 9.5  |      | А    |


#### Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5 %.














#### STF5N60M2

#### **Electrical characteristics**










57

## 3 Test circuits










## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









#### STF5N60M2

#### Package information

| Table 9: TO-220FP package mechanical data |      |      |      |  |  |
|---|------|------|------|--|--|
| Dim                                       |      | mm   |      |  |  |
| Dim.                                      | Min. | Тур. | Max. |  |  |
| А   | 4.4  |      | 4.6  |  |  |
| В   | 2.5  |      | 2.7  |  |  |
| D   | 2.5  |      | 2.75 |  |  |
| E   | 0.45 |      | 0.7  |  |  |
| F   | 0.75 |      | 1    |  |  |
| F1  | 1.15 |      | 1.70 |  |  |
| F2  | 1.15 |      | 1.70 |  |  |
| G   | 4.95 |      | 5.2  |  |  |
| G1  | 2.4  |      | 2.7  |  |  |
| Н   | 10   |      | 10.4 |  |  |
| L2  |      | 16   |      |  |  |
| L3  | 28.6 |      | 30.6 |  |  |
| L4  | 9.8  |      | 10.6 |  |  |
| L5  | 2.9  |      | 3.6  |  |  |
| L6  | 15.9 |      | 16.4 |  |  |
| L7  | 9    |      | 9.3  |  |  |
| Dia                                       | 3    |      | 3.2  |  |  |



#### **Revision history** 5

| Date        | Revision | Changes   |
|-------------|----------|---|
| 30-Sep-2013 | 1        | First release.  |
| 15-Jun-2016 | 2        | Updated title, features and description in cover page.<br>Updated Section 1: "Electrical ratings" and Section 2: "Electrical<br>characteristics".<br>Added Section 2.1: "Electrical characteristics (curves)".<br>Minor text changes. |



#### STF5N60M2

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

