



DM74ALS564A Octal D-Type Edge-Triggered Flip-Flop with

Features

- Switching specifications at 50pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS564A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Ordering Information

Order Number	Package Number	Package Description
DM74ALS564AWM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

Connection Diagram



Function Table

Output Control	Clock	D	Output Q
L	1	Н	L
L	1	L	Н
L	L	Х	\overline{Q}_0
Н	Х	Х	Z

L = LOW State

H = HIGH State


X = Don't Care

 \uparrow = Positive Edge Transition

Z = High Impedance State

 $\overline{\mathsf{Q}}_0 = \mathsf{Previous}\ \mathsf{Condition}\ \mathsf{of}\ \overline{\mathsf{Q}}$

Logic Diagram



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	7V
VI	Input Voltage	7V
	Voltage Applied to Disabled Output	5.5V
T _A	Operating Free Air Temperature Range	0°C to +70°C
T _{STG}	Storage Temperature Range	–65°C to +150°C
θ_{JA}	Typical Thermal Resistance	75.0°C/W

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Nom.	Max.	Units
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
Гон	HIGH Level Output Currer	HIGH Level Output Current			-2.6	mA
I _{OL}	LOW Level Output Curren	LOW Level Output Current			24	mA
f _{CLOCK}	Clock Frequency	Clock Frequency			30	MHz
t _W	Width of Clock Pulse HIGH		14			ns
		LOW	14			ns
t _{SU}	Data Setup Time ⁽²⁾		15↑			ns
t _H	Data Hold Time ⁽²⁾		0↑			ns
T _A	Free Air Operating Tempe	rature	0		70	°C

Notes

- 1. This product meets application requirements of 500 temperature cycles from –65°C to +150°C.
- 2. The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = 4.5V$, $V_{IL} = V$	/ _{IL} Max., I _{OH} = Max.	2.4	3.2		V
		$V_{CC} = 4.5V \text{ to } 5.5V$	/, I _{OH} = -400μA	V _{CC} - 2			
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$,	I _{OL} = 12mA		0.25	0.4	V
		$V_{IH} = 2V$	I _{OL} = 24mA		0.35	0.5	V
I _I	Input Current @ Maximum Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
I _{IL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 2.7V$				20	μA
I _{OZL}	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 0.4V$				-20	μΑ
I _{CC}	Supply Current	$V_{CC} = 5.5V$,	Outputs HIGH		10	18	mA
		Outputs OPEN	Outputs LOW		15	24	
			Outputs Disabled		16	30	

Switching Characteristics

Over recommended operating free air temperature range.

Symbol	Parameter	Conditions	From	То	Min.	Max.	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V,$			30		MHz
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output	$R_{L} = 500\Omega,$ $C_{L} = 50pF$	Clock	Any Q	4	14	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		Clock	Any Q	4	14	ns
t _{PZH}	Output Enable Time to HIGH Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to LOW Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from LOW Level Output		Output Control	Any Q	3	15	ns

Physical Dimensions
Dimensions are in millimeters unless otherwise noted.




Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

