

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

WIDEBAND, LOW-NOISE, LOW-DISTORTION, FULLY-DIFFERENTIAL AMPLIFIER

Check for Samples: [THS4513](http://www.ti.com/product/ths4513#samples)

-
-
-
-
-
-
- HD_2 : -75 dBc at 70 MHz
- **HD₃**: -86 dBc at 70 MHz
- **: 77 dBm at 70 MHz**
-
-
-
-
- **Power Supply:**
	-
	-
-

APPLICATIONS acquisition systems.

-
-
- **Medical Imaging**
- **Test and Measurement**

RELATED PRODUCTS

1. Assumes a 5-V single-ended power supply.

¹FEATURES DESCRIPTION

23 The THS4513 is a wideband, fully-differential op amp **•** The THS4513 is a wideband, fully-differential op amp **•** designed for 3.3-V to 5-V data acquisition systems. It **Centered Input Common-Mode Range •** Centered Input Common-Mode Range
• has very low noise at 2.2 nV/√Hz, and extremely low
• harmonic distortion of –75 dBc HD₂ and –86 dBc HD₂ harmonic distortion of –75 dBc HD₂ and –86 dBc HD₃ **• Bandwidth: 1600 MHz** *at 70 MHz with 2-V_{PP} output, G = 0 dB, and 200-* Ω load. Slew rate is very high at 5100 V/μs and with **• Slew Rate: 5100 V/μ^s** settling time of 2.9 ns to 1% (2-V step), it is ideal for **1% Settling Time: 2.9 ns** *pulsed applications.* It is designed for a minimum gain

To allow for dc-coupling to analog-to-digital converters (ADCs), its unique output common-mode **COLE 1 COLE 1 COLE 1 COLE COLE COLE** *COLE* **COLE** *COLE COLE COLE COLE COLE COLE COLE COLE COLE COLEC* *****COLECCI COLECCI COLECCI COLECCI COLECCI* $\frac{1}{3}$ **:** 42 dBm at 70 MHz
Input Voltage Noise: 2.2 nV/ \sqrt{Hz} (f > 10 MHz) when set within 0.5 V of midsupply, with less than 4when set within 0.5 V of midsupply, with less than 4-**Noise Figure: 19.8 dB** mV differential offset voltage. The common-mode set **Point is set to midsupply by internal circuitry, which Output Common-Mode Control** may be overdriven from an external source.

The input and output are optimized for best
 – Voltage: 3 V (±1.5 V) to 5 V (±2.5 V) Performance with their common-mode voltages set to

midsupply Along with high performance at low midsupply. Along with high performance at low **Power-Down Capability: 0.65 mA** power-supply voltage, this design makes it ideal for extremely high-performance, single-supply 5-V data

• 5-V Data Acquisition Systems, High Linearity The THS4513 is offered in a quad, leadless QFN-16 **ADC Amplifier package** (RGT), and is characterized for operation over the full industrial temperature range from -40°C
Wireless Communication to +85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of **AA** Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

EXAS STRUMENTS

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) This package is available taped and reeled. The **R** suffix standard quantity is 3000. The **T** suffix standard quantity is 250.

(3) The exposed thermal pad is electrically isolated from all other pins.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The THS4513 incorporates a (QFN) exposed thermal pad on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs [SLMA002](http://www.ti.com/lit/pdf/SLMA002) and [SLMA004](http://www.ti.com/lit/pdf/SLMA004) for more information about utilizing the QFN thermally-enhanced package.

DISSIPATION RATINGS TABLE

EXAS RUMENTS

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

ELECTRICAL CHARACTERISTICS: VS+ – VS– = 5 V

Test conditions at V_{S+} = 2.5 V, V_{S–} = –2.5 V, G = 0 dB, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, T_A = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

(1) Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 V$ (continued)

Test conditions at V_{S+} = 2.5 V, V_{S–} = –2.5 V, G = 0 dB, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, T_A = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

[THS4513](http://www.ti.com/product/ths4513?qgpn=ths4513)

ELECTRICAL CHARACTERISTICS: VS+ – VS– = 3 V

Test conditions at V_{S+} = 1.5 V, V_{S–} = –1.5 V, G = 0 dB, CM = open, V_O = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, T_A = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

(1) Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 V$ (continued)

Test conditions at V_{S+} = 1.5 V, V_{S–} = –1.5 V, G = 0 dB, CM = open, V_O = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, T_A = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

XAS STRUMENTS

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

DEVICE INFORMATION

TERMINAL FUNCTIONS

TYPICAL CHARACTERISTICS: VS+ – VS– = 5 V

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 V$

Test conditions at V_{S+} = +2.5 V, V_{S−} = −2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

Texas **ISTRUMENTS**

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

TYPICAL CHARACTERISTICS: VS+ – VS– = 5 V (continued) Test conditions at V_{S+} = +2.5 V, V_{S−} = –2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted. **HD² vs FREQUENCY HD³ vs FREQUENCY** -70 <u> Film</u> $G = 6 dB$ 3rd Order Harmonic Distortion - dBc **3rd Order Harmonic Distortion - dBc** $G = 6 dB$ V_{OD} = 2 Vpp $V_{OD} = 2 Vpp$ -80 ПH $R_1 = 1K \Omega$ -90 R_i = 200 Ω $R_i = 100 \Omega$ $\begin{bmatrix} | & | & | \ | & | & | \ R_1 = 100 \ \Omega \end{bmatrix}$ -100 IK Ω $= 200 \Omega$ -110 $R_1 = 500$ -120 1 10 100 1000 1 10 100 1000 **f - Frequency - MHz f - Frequency - MHz Figure 7. Figure 8. HD² vs OUTPUT VOLTAGE HD³ vs OUTPUT VOLTAGE** -40 -40 $f = 150$ MHz $G = 0$ dB $\left[\left|\left|\left|\left|\left|\right|\right|\right|\right|\right]$ $\left|\left|\left|\left|\right|\right|\right|\right]$ $G = 0$ dB -dBc **3rd Order Harmonic Distortion - dBc** $V_{\text{OD}} = 2 \text{ Vp}$ -50 $V_{OD} = 2 V$ -50 100 MHz MH_z 3rd Order Harmonic Distortion -60 -60 \mathbf{I} an di Tanzania $f = 64$ MHz $= 64$ MHz -70 -70 $f = 32$ MHz -80 -80 f = 32 MHz -90 $f = 8$ MHz -90 f = 8 MHz -100 -100 7 | | | 16 16 MHz -110 -110 $-120\frac{L}{0}$ $-120\frac{L}{0}$ 0 1 2 3 4 5 1 2 3 4 0 1 2 3 4 5 V_{OD} - Output Voltage- V_{PP} **V_{OD}** - Output Voltage- Vpp **Figure 9. Figure 10. HD² vs OUTPUT COMMON-MODE VOLTAGE HD³ vs OUTPUT COMMON-MODE VOLTAGE** 0 0 $G = 0$ dB $G = 0$ dB **3rd Order Harmonic Distortion dBc** - $V_{OD} = 2 V_{PP}$ 3rd Order Harmonic Distortion - dBo $V_{OD} = 2 V_{PP}$ -20 -20 $R_L = 200 \Omega$ 150 MHz $R_L = 200 \Omega$ 100 MHz -40 -40 150 MHz 64 MHz -60 100 MHz -60 64 MHz -80 -80 4 MHz -100 6 MHz | 4 MHz | 1 MHz 16 MHz 1 MHz -120 -140 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 V_{CM} - Output Common-Mode Voltage - V V_{CM} – Output Common-Mode Voltage – V **Figure 11. Figure 12.**

-120 -100

2nd Order Harmonic Distortion dBc -

2nd Order Harmonic Distortion - dBc

2nd Order Harmonic Distortion - dBc

2nd Order Harmonic Distortion - dBo

-120 -110 -100 -90 -80 -70 -60 -50

2nd Order Harmonic Distortion - dBc

2nd Order Harmonic Distortion - dBc

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 V$ **(continued)**

Test conditions at V_{S+} = +2.5 V, V_{S−} = −2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

EXAS STRUMENTS

> V_{OD} = 2 Vpp R_L = 200 Ω

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

4 5 **TYPICAL CHARACTERISTICS: VS+ – VS– = 5 V (continued)** Test conditions at V_{S+} = +2.5 V, V_{S−} = –2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted. **TRANSIENT RESPONSE SETTLING TIME**

0 1 2 3 4 5 6 7 8 9 10

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 V$ **(continued)**

Test conditions at V_{S+} = +2.5 V, V_{S−} = −2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

TYPICAL CHARACTERISTICS: VS+ – VS– = 5 V (continued)

Test conditions at V_{S+} = +2.5 V, V_{S−} = –2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

CM SMALL-SIGNAL FREQUENCY RESPONSE CM INPUT BIAS CURRENT vs CM INPUT VOLTAGE

XAS STRUMENTS

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 V$ (continued)

Test conditions at V_{S+} = +2.5 V, V_{S−} = −2.5V, CM = open, V_O = 2 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

TYPICAL CHARACTERISTICS: VS+ – VS– = 3 V

[THS4513](http://www.ti.com/product/ths4513?qgpn=ths4513)

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: VS+ – VS– = 3 V

Test conditions at V_{S+} = +1.5 V, V_{S−} = −1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

2nd Order Harmonic Distortion - dBc

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

TYPICAL CHARACTERISTICS: VS+ – VS– = 3 V (continued) Test conditions at V_{S+} = +1.5 V, V_{S−} = –1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted. **HD² vs FREQUENCY HD³ vs FREQUENCY** -40 -40 $Gain = 6$ dB $Gain = 6 dB$, **2nd Order Harmonic Distortion - dBc** $-$ dBc $V_{\Omega \Omega}$ **3rd Order Harmonic Distortion dBc** - $V_{OD} = 1 V_{PP}$ -50 -50 -60 3rd Order Harmonic Distortion $R_L = 1 \text{ k}\Omega$ $R_L = 200 \Omega$ -60 -70 $R_1 = 500 \Omega$ $R_1 = 1$ ks -80 -70 R^{\prime}_{L} = 100 Ω -90 $R_L = 100 \Omega$ -80 -100 **TTTTT** ∏ | | | | |
R. = 200Ω $= 500 \Omega$ -90 -110 -120 -100
1 1 10 100 1000 1 10 100 1000 **f - Frequency - MHz** f - Frequency - MHz **Figure 45. Figure 46. HD² vs OUTPUT VOLTAGE HD³ vs OUTPUT VOLTAGE** -20 -20 $f = 150$ MHz $f = 150$ MHz $Gain = 0$ dB, $Gain = 0$ dB, -30 2nd Order Harmonic Distortion - dBc **2nd Order Harmonic Distortion - dBc** $R_i = 200 \Omega$ R_L = 200 Ω -dBc -30 **3rd Order Harmonic Distortion - dBc** -40 100 MHz -40 3rd Order Harmonic Distortion $= 100$ MHz -50 -50 $= 64 N$ $f = 64$ MHz -60 -60 -70 $f = 32$ MHz -70 -80 16 MHz -80 -90 f = 32 MHz $f = 8$ MHz -90 -100 $f = 8$ MHz -110 -100 f = 16 MHz -120 -110 0 0.5 1 1.5 2 2.5 0 0.5 1 1.5 2 2.5 V_{OD} - Output Voltage - V_{PP} V_{OD} - Output Voltage - V_{PP} **Figure 47. Figure 48. HD² vs OUTPUT COMMON-MODE VOLTAGE HD³ vs OUTPUT COMMON-MODE VOLTAGE** 0 0 f=100MHZ f=150MHZ 2nd Order Harmonic Distortion - dBc **2nd Order Harmonic Distortion - dBc** -10 .
۱00 M 3rd Order Harmonic Distortion - dBc **3rd Order Harmonic Distortion - dBc** -20 -20 -40 -30 -40 -60 $=64$ MHZ -50 64 MH_z -80 -60 $f = 32$ MHZ $= 32$ MHz -70 -100 $f=1$ MHZ -80 8 MHz -120 $=$ 8MHZ -90 MHz -140 -100 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 V_{CM} - Output Common-mode Voltage - V V_{CM} - Output Common-mode Voltage - V **Figure 49. Figure 50.**

EXAS ISTRUMENTS

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 V$ **(continued)**

Test conditions at V_{S+} = +1.5 V, V_{S−} = −1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

TYPICAL CHARACTERISTICS: VS+ – VS– = 3 V (continued)

Test conditions at V_{S+} = +1.5 V, V_{S−} = –1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

Figure 61. Figure 62.

EXAS NSTRUMENTS

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 V$ **(continued)**

Test conditions at V_{S+} = +1.5 V, V_{S−} = −1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 V$ (continued)

Test conditions at V_{S+} = +1.5 V, V_{S−} = –1.5V, CM = open, V_{OD} = 1 V_{PP}, R_F = 348 Ω, R_L = 200-Ω differential, G = 0 dB, singleended input, and input and output referenced to midsupply, unless otherwise noted.

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

The THS4513 is tested with the following test circuits
built on the evaluation module (EVM). For simplicity,
power-supply decoupling is not shown—see *[Layout](#page-28-0)* 6-dB loss due to the voltage divider on the output. [Recommendations](#page-28-0) in the [Applications](#page-24-0) section for recommendations. Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac-coupled, 50- $Ω$ sources and a 0.22- $μF$ capacitor and 49.9-Ω resistor to ground are inserted across R_{IT} on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single-supply as described in the applications section with no impact on performance.

Table 1. Gain Component Values

GAIN	Rг	R_G	R_{IT}
0 dB	348 Ω	340Ω	56.2 Ω
6 dB	348 Ω	165 Ω	61.9Ω

db compression point of the amplifier. **Note the gain setting includes 50-^Ω source** impedance. Components are chosen to achieve gain and 50-Ω input termination.

Rı	Ro	R_{OT}	Atten.
100 Ω	25Ω	Open	6 dB
200Ω	86.6Ω	69.8Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1k Ω	487 Ω	52.3 Ω	31.8 dB

Note the total load includes 50-Ω termination by
the test equipment. Components are chosen to
achieve load and 50-Ω line termination through a
1:1 transformer.
The transformer used in the output to convert the

Due to the voltage divider on the output formed by
the load component values, the amplifier output is
attenuated. The column *Atten* in [Table 2](#page-22-1) shows the
attenuation expected from the resistor divider. When
attenuation exp using a transformer at the output as shown in [Figure 72,](#page-22-0) the signal will see slightly more loss, and these numbers will be approximate.

Frequency Response

The circuit shown in [Figure 71](#page-22-2) is used to measure the frequency response of the circuit.

A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50 $Ω$. R_{IT} and R_G are chosen to impedance match to 50 Ω, and to maintain **Figure 72. Distortion Test Circuit** the proper gain. To balance the amplifier, a 0.22-μF capacitor and 49.9-Ω resistor to ground are inserted across R_{IT} on the alternate input.

TEST CIRCUITS The output is probed using a high-impedance

Distortion and 1-dB Compression

The circuit shown in [Figure 72](#page-22-0) is used to measure harmonic distortion, intermodulation distortion, and 1-

the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50 Ω. R_{IT} **Table 2. Load Component Values** and R_G are chosen to impedance-match to 50 Ω , and to maintain the proper gain. To balance the amplifier, **^R^L ^R^O ^ROT Atten.** a 0.22-μF capacitor and 49.9-^Ω resistor to ground are inserted across R_{1T} on the alternate input.

> A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a

> The transformer used in the output to convert the

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

The 1-dB compression point is measured with a **CM Input** spectrum analyzer with $50-\Omega$ double termination or **The circuit** Spectrum analyzer with 30-12 double termination of The circuit shown in [Figure 74](#page-23-0) is used to measure the
100-Ω termination; see [Table 2.](#page-22-1) The input power is
increased until the output is 1 dB lower than
expected. The numb

Output Voltage, and Turn-On/Off Time

The circuit shown in [Figure 73](#page-23-1) is used to measure sparameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and turn-on/turn-off times of the amplifier. For output impedance, the signal is injected at V_{OUT} with V_{IN} left open and the drop across the 49.9-Ω resistor is used to calculate the impedance seen looking into the amplifier output.

Because S_{21} is measured single-ended at the load with 50- $Ω$ double termination, add 12 dB to refer to **Figure 74. CM Input Test Circuit** the amplifier's output as a differential signal.

Figure 73. S-Parameter, SR, Transient Response, Settling Time, Z_O, Overdrive Recovery, V_{OUT} **Swing, and Turn-On/Off Test Circuit**

the power delivered to the spectrum analyzer input. 0 Ω and R_{CMT} = 49.9 Ω. The input impedance is
Add 3 dB to refer to the amplifier output. measured with R_{CM} = 49.9 Ω with R_{CMT} = open, and S-Parameter, Slew Rate, Transient Response, and the valculated by measuring the voltage drop across R_{CM}
Settling Time, Output Impedance, Overdrive, and to determine the input current.

CMRR and PSRR

The circuit shown in [Figure 75](#page-23-2) is used to measure the CMRR and PSRR of $\vee_{S_{+}}$ and $\vee_{S_{-}}$. The input is switched appropriately to match the test being performed.

Figure 75. CMRR and PSRR Test Circuit

APPLICATION INFORMATION

the THS4513. For simplicity, power-supply signals. A basic block diagram of the circuit is shown
decoupling capacitors are not shown in these in Figure 77 (CM input not shown). The gain of the decoupling capacitors are not shown in these in [Figure 77](#page-24-1) (CM input not shown). The divided by R_G.
diagrams. Please see the *THS4513 FVM* section for circuit is again set by R_F divided by R_G. diagrams. Please see the **[THS4513 EVM](#page-30-0)** section for recommendations. For more detail on the use and operation of fully-differential op amps refer to the application report, Fully-Differential Amplifiers [\(SLOA054\)](http://www.ti.com/lit/pdf/SLOA054).

Differential Input to Differential Output Amplifier

The THS4513 is a fully-differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in [Figure 76](#page-24-2) (CM input not shown). The gain of the circuit is set by R_F divided by RG.

Figure 76. Differential Input to Differential Output

Depending on the source and load, input and output termination can be accomplished by adding R_{IT} and R_{\odot} .

Amplifier

APPLICATIONS The THS4513 can be used to amplify and convert The following circuits show application information for single-ended input signals to differential output

Figure 77. Single-Ended Input to Differential Output Amplifier

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the '+' and '–' input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin will determine the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by [Equation 1:](#page-24-3)

$$
V_{IC} = \left(V_{OUT^{+}} \times \frac{R_{G}}{R_{G} + R_{F}}\right) + \left(V_{IN^{-}} \times \frac{R_{F}}{R_{G} + R_{F}}\right)
$$
(1)

To determine the V_{ICR} of the op amp, the voltage at **Single-Ended Input to Differential Output** the negative input is evaluated at the extremes of $V_{\text{OUT}+}$

> As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

The output common-mode voltage is set by the
voltage derived from the CM pin via a unity-gain
voltage at the CM pin(s). The internal common-mode
control circuit maintains the output common-mode
voltage within 3-mV offset mV differential offset voltage. If left unconnected, the Note that R_S and R_T are added to the alternate input common-mode set point is set to midsupply by from the signal input to balance the amplifier. internal circuitry, which may be over-driven from an Alternately, one resistor can be used equal to the external source. Figure 78 is representative of the combined value $R_c + R_s \parallel R_r$ on this input. This external source. [Figure 78](#page-25-1) is representative of the combined value $R_G+ R_S || R_T$ on this input. This combined CM circuits shown in of -3 -dB bandwidth, which is required for best [Figure 80](#page-25-2) and [Figure 81.](#page-26-0) performance, but it is intended to be a dc bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by [Equation 2](#page-25-3):

$$
I_{\text{EXT}} = \frac{2V_{\text{CM}} - (V_{\text{S}_+} - V_{\text{S}_-})}{50 \text{ k}\Omega} \tag{2}
$$

where V_{CM} is the voltage applied to the CM pin.

Figure 78. CM Input Circuit

(3) **Single-Supply Operation (3 V to 5 V)**

To facilitate testing with common lab equipment, the THS4513 EVM allows split-supply operation, and the characterization data presented in this data sheet were taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. [Figure 79,](#page-25-0) [Figure 80,](#page-25-2) and [Figure 81](#page-26-0) show dc and ac-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output commonmode voltage to be set to midsupply allowing for optimum performance. The information presented here can also be applied to differential input sources.

Setting the Output Common-Mode Voltage In [Figure 79,](#page-25-0) the signal source is referenced to a

from the signal input to balance the amplifier. technique is also true of the circuits shown in

Figure 79. THS4513 DC-Coupled Single-Supply with Input Biased to V_{CM}

In [Figure 80](#page-25-2), the source is referenced to ground and so is the input termination resistor. R_{PU} is added to the circuit to avoid violating the V_{ICR} of the op amp. The proper value of resistor to add can be calculated from [Equation 3](#page-25-4):

$$
R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_F}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_F}\right)}
$$
(3)

Figure 80. THS4513 DC-Coupled Single-Supply with R_{PU} Used to Set V_{IC}

V_{IC} is the desired input common-mode voltage, V_{CM} = driving 50-Ω test equipment. The circuit as shown CM, and R_{IN} = R_G+ R_S || R_T. To set to midsupply, has an overall gain of –6 dB due to the voltage CM, and $R_{IN} = R_G + R_S || R_T$. To set to midsupply, make the value of $R_{PU} = R_G + R_S || R_T$.

There are two drawbacks to this configuration. One is that it requires additional current from the power supply. Using the values shown for a gain of 0 dB requires 14 mA more current with 5-V supply, and 8.2 mA more current with 3-V supply.

The other drawback is that this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.5.

Table 3. R_{PU} Values for Various Gains

Gain	Rг	R_G	R_{IT}	R_{PU}
0 _d B	348 Ω	340Ω	56.2 Ω	365Ω
6 dB	348 Ω	168 Ω	64.9Ω	200Ω

[Figure 81](#page-26-0) shows ac-coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self-bias both input and output **Figure 82. 60-MHz Low-Pass Filter** to midsupply.

Figure 81. THS4513 AC-Coupled Single-Supply

Low-Pass Filter

One application for the THS4513 is as a unity-gain **Figure 83. Low-Pass Filter Measured** buffer with low-pass filtering. [Figure 82](#page-26-3) shows a **Figure 19th Frequency Response** circuit that is driven by an ac-coupled $50-\Omega$ source. A 1:1 transformer converts the differential output of the THS4513 into a single-ended output capable of

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

divider on the device output, and has a roll-off frequency of approximately 60 MHz. The measured [Table 3](#page-26-1) is a modification of [Table 1](#page-22-3) to add the proper
values with R_{PU} assuming a 50- Ω source impedance
and setting the input and output common-mode
voltage to midsupply.
voltage to midsupply.
the input and output c

Texas **INSTRUMENTS**

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

The THS4513 is designed to be a high-performance and ADS5500 circuit with 65 MHz and 70 MHz input drive amplifier for high-performance data converters frequencies. The SFDR is 90 dBc. like the ADS5500 14-bit 125-MSPS ADC. [Figure 84](#page-27-1) shows a circuit combining the two devices. The THS4513 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5500. The 100-Ω resistors and 2.7-pF capacitor between the THS4513 outputs and ADS5500 inputs along with the input capacitance of the ADS5500 limit the bandwidth of the signal to 115 MHz (–3 dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled $50-\Omega$ source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source. Input termination is accomplished via the 69.8-Ω resistor and 0.22-μF capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22-μF capacitor and $49.9-\Omega$ resistor is inserted to ground across the $69.8-Ω$ resistor and 0.22-μF capacitor on the alternate input to balance **Figure 85. THS4513 and ADS5500 2-Tone FFT** the circuit. Gain is a function of the source impedance, termination, and 348-Ω feedback resistor. Refer to [Table 3](#page-26-1) for component values to set proper **THS4513 and ADS5424 Combined Performance** 50-^Ω termination for other common gains. A split power supply of $+4$ V and -1 V is used to set the [Figure 86](#page-27-2) shows the THS4513 driving the ADS5424 input and output common-mode voltages to ADC.

Figure 84. THS4513 and ADS5500 Circuit

THS4513 and ADS5500 Combined Performance [Figure 85](#page-27-0) shows the two-tone FFT of the THS4513

approximately midsupply while setting the input
common-mode of the ADS5500 to the recommended
+1.55 V. This configuration maintains maximum
headroom on the internal transistors of the THS4513 and sets the proper input comm ADS5500 circuit.

> The 225-Ω resistors and 2.7-pF capacitor between the THS4513 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (–3 dB).

> Since the ADS5424 recommended input commonmode voltage is 2.4 V, the THS4513 is operated from a single power-supply input with $V_{S+} = 5$ V and $V_{S-} =$ 0 V (ground).

Figure 86. THS4513 and ADS5424 Circuit

www.ti.com SLOS472E –AUGUST 2005–REVISED JANUARY 2013

It is recommended to follow the layout of the external (see [Figure 87](#page-28-1)c). Because this thermal pad has direct
components near the amplifier, ground plane thermal contact with the die, excellent thermal
construction, and pow

-
-
- 3. Ground or power planes should be removed from dissipation. directly under the amplifier input and output pins.
- 4. An output resistor is recommended on each The PowerPAD package allows both assembly and thermal management in one manufacturing operation.
- decoupling capacitors should be placed as near
- 6. Two 0.1-µF capacitors should be placed between
the CM input pins and ground. This configuration
limits noise coupled into the pins. One each
should be placed to ground near pin 4 and pin 9.
- ground on layer 3 (L3). A single-point connection surface-mount with the previously should be used between each split section on L2 mechanical methods of heatsinking. should be used between each split section on L2 and L3.
- 8. A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This configuration should be applied to the input gain resistors if termination is not used.
- 9. The recommended printed circuit board (PCB) footprint for the THS4513 is shown in the Land Pattern of [Figure 88.](#page-29-0)

PowerPAD™ DESIGN CONSIDERATIONS

The THS4513 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted (see [Figure 87](#page-28-1)a and [Figure 87b](#page-28-1)). This arrangement results in the lead frame being exposed

Layout Recommendations as a thermal pad on the underside of the package

1. Signal routing should be direct and as short as Note that the THS4513 has no electrical connection possible into and out of the op amp circuit. between the PowerPAD and circuitry on the die.
Connecting the PowerPAD to any potential voltage 2. The feedback path should be short and direct; between V_{S+} and V_{S-} is acceptable. It is most between V_{S+} and V_{S-} is acceptable. It is most important that it be connected for maximum heat

5. Two 10-μF and two 0.1-μF power-supply During the surface-mount solder operation (when the to the power-supply pins as possible.
The 0.1 U.E. sepecitors should be placed between backage. Through the use of thermal paths within this

7. It is recommended to split the ground panel on The PowerPAD package represents a breakthrough
laver 2 (12) as shown below and to use a solid in combining the small area and ease of assembly of layer 2 (L2) as shown below and to use a solid in combining the small area and ease of assembly of layer 3 (L3) A single-point connection surface-mount with the previously awkward

Figure 87. Views of Thermally-Enhanced Package

-
- The holes should be 13 mils (0.013 in, 0.33 mm) low output voltages with high output currents. in diameter. Keep them small so that solder
-
-
- 5. When connecting these holes to the ground choose the proper package. plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is

PowerPAD PCB LAYOUT
 CONSIDERATIONS
 CONSIDERATIONS
 CONSIDERATIONS soldering operations. This resistance makes the soldering of vias that have plane connections Although there are many ways to properly heatsink
the PowerPAD package, the following steps illustrate
the recommended approach.
transfer. Therefore, the holes under the IC PowerPAD package should make the connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.

- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This process results in a part that is properly installed.

The next consideration is the package constraints. **Figure 88. PowerPAD PCB Etch and Via Pattern** The two sources of heat within an amplifier are 1. Prepare the PCB with a top side etch pattern as
shown in [Figure 88.](#page-29-0) There should be etch for the
leads as well as etch for the thermal pad.
2. Place five holes in the area of the thermal pad.
2. Place five holes in the stages (Class AB), most of the heat dissipation is at

wicking through the holes is not a problem during The other key factor when dealing with power reflow.
 EXECUTE: The PowerPAD devices are extremely useful
 PCB. The PowerPAD devices are extremely useful 3. Additional vias may be placed anywhere along
the thermal plane outside of the thermal pad
area. They help dissipate the heat generated by
the IC. These additional vias may be larger than
the 13-mil diameter vias direct mat wicking is not a problem.
4. Connect all holes to the internal ground plane. output currents and voltages should be used to

THS4513 EVM

[Figure 89](#page-30-1) is the THS4513 EVAL1 EVM schematic; layers 1 through 4 of the PCB are shown [Figure 91,](#page-30-2) and [Table 4](#page-31-0) is the bill of materials for the EVM as supplied from TI.

Figure 90.

Figure 91. THS4513 EVAL1 EVM Layer 1 through Layer 4

SLOS472E –AUGUST 2005–REVISED JANUARY 2013 **www.ti.com**

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2008) to Revision D Page 2008) to Revision D

XAS

STRUMENTS

Changes from Revision B (November 2006) to Revision C **Page** Page **Page**

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4513 :

• Space: [THS4513-SP](http://focus.ti.com/docs/prod/folders/print/ths4513-sp.html)

NOTE: Qualified Version Definitions:

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

GENERIC PACKAGE VIEW

VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220

EXAMPLE BOARD LAYOUT

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated