ADC1001

ADC1001 10-Bit µP Compatible A/D Converter



Literature Number: SNAS536

June 1999

National Semiconductor

ADC1001 10-Bit µP Compatible A/D Converter

Features

A/D converters

interfacing logic needed

Easily interfaced to 6800 µP derivatives

Works with 2.5V (LM336) voltage reference

analog span adjusted voltage reference

0.3" standard width 20-pin DIP package

Differential analog voltage inputs

voltage level specifications

On-chip clock generator

supply

ADC1001 is pin compatible with ADC0801 series 8-bit

■ Compatible with NSC800 and 8080 µP derivatives - no

Logic inputs and outputs meet both MOS and TTL

OV to 5V analog input voltage range with single 5V

• Operates ratiometrically or with 5 V_{DC} , 2.5 V_{DC} , or

General Description


The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family. The 10-bit data word is read in two 8-bit bytes, formatted left justified and high byte first. The six least significant bits of the second byte are set to zero, as is proper for a 16-bit word.

Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 10-bit resolution.

Key Specifications

- Resolution
- Linearity error
- Conversion time

Connection Diagram



10 bits

±1 LSB

200µS

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Lead Temp. (Soldering, 10 seconds) ESD Susceptibility (Note 10)

Operating Conditions (Notes 1, 2)

Supply Voltage (V _{CC}) (Note 3)	6.5V
Logic Control Inputs	-0.3V to +18V
Voltage at Other Inputs and Outputs	-0.3V to (V _{CC} +0.3V)
Storage Temperature Range	–65°C to +150°C
Package Dissipation at T _A =25°C	875 mW

Temperature Range ADC1001CCJ ADC1001CCJ-1 Range of V_{CC}

 $\begin{array}{l} T_{MIN} \leq T_A \leq T_{MAX} \\ -40^{\circ}C \leq T_A \leq +85^{\circ}C \\ 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ 4.5 \ V_{DC} \ to \ 6.3 \ V_{DC} \end{array}$

300°C

800V

Converter Characteristics

· ·

 $\textbf{Converter Specifications: } V_{CC} = 5 \ V_{DC}, \ V_{REF} / 2 = 2.500 \ V_{DC}, \ T_{MIN} \leq T_A \leq T_{MAX} \ \text{and} \ f_{CLK} = 410 \ \text{kHz} \ \text{unless otherwise specified.}$

Parameter	Conditions	MIn	Тур	Max	Units
Linearity Error				±1	LSB
Zero Error				±2	LSB
Full-Scale Error				±2	LSB
Total Ladder Resistance (Note 9)	Input Resistance at Pin 9	2.2	4.8		KΩ
Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.05		V _{CC} +0.05	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		±1⁄8		LSB
Power Supply Sensitivity	V _{CC} =5 V _{DC} ±5% Over		±1⁄8		LSB
	Allowed $V_{IN}(+)$ and $V_{IN}(-)$				
	Voltage Range (Note 4)				

AC Electrical Characteristics

Timing Specifications: V_{CC}=5 V_{DC}and T_A=25°C unless otherwise specified.

Symbol	Parameter	Conditions	MIn	Тур	Max	Units
T _c	Conversion Time	(Note 5)	80		90	1/f _{CLK}
		f _{CLK} =410 kHz	195		220	μs
f _{CLK}	Clock Frequency	(Note 8)	100		1260	kHz
	Clock Duty Cycle		40		60	%
CR	Conversion Rate In Free-Running	INTR tied to WR with			4600	conv/s
	Mode	$\overline{\text{CS}}$ =0 V _{DC} , f _{CLK} =410 kHz				
t _{W(WR)L}	Width of WR Input (Start Pulse	CS =0 V _{DC} (Note 6)	150			ns
	Width)					
t _{ACC}	Access Time (Delay from	C _L =100 pF		170	300	ns
	Falling Edge of RD to Output					
	Data Valid)					
t _{1H} , t _{OH}	TRI-STATE [®] Control (Delay	C _L =10 pF, R _L =10k		125	200	ns
	from Rising Edge of RD to	(See TRI-STATE Test				
	Hi-Z State)	Circuits)				
t _{WI} , t _{RI}	Delay from Falling Edge			300	450	ns
	of WR or RD to Reset of INTR					
t _{1rs}	INTR to 1st Read Set-Up Time		550	400		ns
CIN	Input Capacitance of Logic			5	7.5	pF
	Control Inputs					
C _{OUT}	TRI-STATE Output			5	7.5	pF
	Capacitance (Data Buffers)					

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Symbol	Parameter	Conditions	MIn	Тур	Max	Units
$\begin{array}{ c c c c c } \hline (Except CLK IN) & C_{C} = 4.75 V_{DC} & 0.8 V_{DC} \\ \hline (Except CLK IN) & V_{IN} = 5 V_{DC} & 0.005 & 1 & \mu A_{DC} \\ \hline (All Inputs) & V_{IN} = 0 V_{DC} & -1 & -0.005 & 1 & \mu A_{DC} \\ \hline (All Inputs) & V_{IN} = 0 V_{DC} & -1 & -0.005 & 1 & \mu A_{DC} \\ \hline (All Inputs) & V_{IN} = 0 V_{DC} & -1 & -0.005 & 0.005 & 1 & \mu A_{DC} \\ \hline (All Inputs) & V_{IN} = 0 V_{DC} & -1 & -0.005 & 0.005 $	CONTROL I	INPUTS [Note: CLK IN is the input	of a Schmitt trigger circuit and is the	erefore spec	ified separate	ely]	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{IN} (1)	Logical "1" Input Voltage	V _{CC} =5.25 V _{DC}	2.0		15	V _{DC}
$\begin{array}{ c c c c c c } \hline (Except CLK IN) & & & & & & & & & & & & & & & & & & &$		(Except CLK IN)					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V _{IN} (0)	Logical "0" Input Voltage	V _{CC} =4.75 V _{DC}			0.8	V _{DC}
(All Inputs)All NotesAll NotesIN (0)Logical "0" input Current (All Inputs) $V_{IN}=0$ V_{DC} -1-0.005 μA_{DC} CLOCK IN $V_{T}+$ CLK IN Positive Going Threshold Voltage2.73.13.5 V_{DC} $V_{T}-$ CLK IN Negative Going Threshold Voltage1.51.82.1 V_{DC} $V_{T}-$ CLK IN Negative Going Threshold Voltage0.61.32.0 V_{DC} V_{H} CLK IN Hysteresis ($V_{T}+)-(V_{T}-)$ 0.61.32.0 V_{DC} DUTPUTS AND INTR $V_{OUT}=1.6$ mA, $V_{CC}=4.75$ V_{DC} 0.4 V_{DC} $V_{OUT}(0)$ Logical "0" Output Voltage $I_{OT}=1.6$ mA, $V_{CC}=4.75$ V_{DC} 0.4 V_{DC} $OUT(1)$ Logical "1" Output Voltage $I_{O}=-360$ μ A, $V_{CC}=4.75$ V_{DC} 0.1 -100 μ A_{DC} OUT TRI-STATE Disabled Output $V_{OUT}=0.4$ V_{DC} 0.1 -100 μ A_{DC} OUT TRI-STATE Disabled Output $V_{OUT}=5$ V_{DC} 0.13 μ A_{DC} $SOURCE$ V_{OUT} Short to GND, $T_A=25^{\circ}C$ 4.56mA_{DC} $SINK$ V_{OUT} Short to V_{CC} , $T_A=25^{\circ}C$ 9.016mA_{DC}POWER SUPLYCSupply Current (Includes Ladder Current) $f_{CLK}=410$ kHz, $V_{REF}/2=NC$, $T_A=25^{\circ}C$ 55		(Except CLK IN)					
$ \begin{array}{ c c c c } \mbox{Logical "0" input Current} & V_{IN}=0 \ V_{DC} & -1 & -0.005 & \mu A_{DC} \\ \mbox{(All Inputs)} & V_{IN}=0 \ V_{DC} & -1 & -0.005 & \mu A_{DC} \\ \mbox{(All Inputs)} & V_{T}+ & CLK IN Positive Going & 2.7 & 3.1 & 3.5 & V_{DC} \\ \mbox{Threshold Voltage} & 1.5 & 1.8 & 2.1 & V_{DC} \\ \mbox{Threshold Voltage} & 1.5 & 1.8 & 2.1 & V_{DC} \\ \mbox{V}_{T}- & CLK IN Negative Going & 1.5 & 1.8 & 2.1 & V_{DC} \\ \mbox{Threshold Voltage} & 0.6 & 1.3 & 2.0 & V_{DC} \\ \mbox{V}_{H} & CLK IN Hysteresis & 0.6 & 1.3 & 2.0 & V_{DC} \\ \mbox{V}_{T}+-(V_{T}-) & 0 & 0.6 & 1.3 & 2.0 & V_{DC} \\ \mbox{V}_{Out}(0) & \mbox{Logical "0" Output Voltage} & I_{OUT}=1.6 \ mA, \ V_{CC}=4.75 \ V_{DC} & 0.4 & V_{DC} \\ \mbox{V}_{Out}(1) & \mbox{Logical "1" Output Voltage} & I_{O}=-360 \ \mu A, \ V_{CC}=4.75 \ V_{DC} & 2.4 & V_{DC} \\ \mbox{V}_{Out}(1) & \mbox{Logical "1" Output Voltage} & I_{O}=-360 \ \mu A, \ V_{CC}=4.75 \ V_{DC} & 0.1 & -100 & \mu A_{DC} \\ \mbox{Outr} & TRI-STATE Disabled Output & V_{OUT}=0.4 \ V_{DC} & 0.1 & 3 & \mu A_{DC} \\ \mbox{source} & V_{OUT} Short to \ GND, \ T_{A}=25^{\circ}C & 9.0 & 16 & mA_{DC} \\ \mbox{Source} & V_{OUT} Short to \ V_{CL}, \ T_{A}=25^{\circ}C & 9.0 & 16 & mA_{DC} \\ \mbox{FOWER SUPPLY} \\ \mbox{cc} & Supply Current (Includes & f_{CLK}=410 \ KHz, \\ \mbox{Lader Current)} & V_{CLK}=2^{\circ}C, \ T_{A}=25^{\circ}C & 0.4 & 0 & 0.4 \\ \mbox{J} & V_{CLK}=2^{\circ}C, \ T_{A}=25^{\circ}C & 0.4 & 0 & 0.4 \\ \mbox{J} & V_{DC} & V_{DC} & 0.1 & -100 & \mu A_{DC} \\ \mbox{J} & V_{OUT} Short to \ V_{CC}, \ T_{A}=25^{\circ}C & 9.0 & 16 & mA_{DC} \\ \mbox{J} & V_{OUT} Short to \ V_{CL}, \ T_{A}=25^{\circ}C & 9.0 & 16 & mA_{DC} \\ \mbox{J} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} \\ \mbox{J} & V_{CLK}=2^{\circ}C, \ T_{A}=25^{\circ}C & 0.0 & 0.4 & V_{DC} \\ \mbox{J} & V_{CLK}=2^{\circ}C, \ T_{A}=25^{\circ}C & 0.0 & 0.4 & V_{DC} \\ \mbox{J} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} \\ \mbox{J} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} \\ \mbox{J} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_{DC} \\ \mbox{J} & V_{DC} & V_{DC} & V_{DC} & V_{DC} & V_$	I _{IN} (1)	Logical "1" Input Current	V _{IN} =5 V _{DC}		0.005	1	μA _{DC}
InterventionAnd BotInterventionIntervention(All Inputs)InterventionInterventionInterventionCLOCK IN V_T +CLK IN Positive Going Threshold VoltageInterventionIntervention V_T -CLK IN Negative Going Threshold VoltageInterventionIntervention V_T -CLK IN Negative Going Threshold VoltageInterventionIntervention V_H CLK IN Hysteresis (V_T +)-(V_T -)InterventionInterventionOUTPUTS AND INTR $V_{out}(0)$ Logical "0" Output Voltage I_{OUT} =1.6 mA, V_{CC} =4.75 V_{DC} Intervention $V_{out}(1)$ Logical "1" Output Voltage I_{OUT} =1.6 mA, V_{CC} =4.75 V_{DC} Intervention $V_{out}(1)$ Logical "1" Output Voltage I_{O} =-360 μ A, V_{CC} =4.75 V_{DC} Intervention $OutrTRI-STATE Disabled OutputV_{OUT}=0.4 V_{DC}InterventionInterventionOutrTRI-STATE Disabled OutputV_{OUT}=0.4 V_{DC}InterventionInterventionV_{OUT} Short to GND, T_A=25°CInterventionInterventionInterventionSourceV_{OUT} Short to V_{CC}, T_A=25°CInterventionInterventionPOWER SUPPLYCcSupply Current (Includes f_{CLK}=410 kHz, V_{REF}/2=NC, T_A=25°CIntervention$		(All Inputs)					
CLOCK IN V_T +CLK IN Positive Going Threshold Voltage2.73.13.5 V_{DC} V_T -CLK IN Negative Going Threshold Voltage1.51.82.1 V_{DC} V_H CLK IN Hysteresis (V_T +)-(V_T -)0.61.32.0 V_{DC} OUTPUTS AND INTRVour(0)Logical "0" Output Voltage I_{OUT} =1.6 mA, V_{CC} =4.75 V_{DC} 0.4 V_{DC} OUTPUTS AND INTRVour(1)Logical "1" Output Voltage I_{OT} =1.6 mA, V_{CC} =4.75 V_{DC} 2.4 V_{DC} OUTPUTS AND INTRVour(1)Logical "1" Output Voltage I_{OT} =1.6 mA, V_{CC} =4.75 V_{DC} 2.4 V_{DC} OUTPUTS AND INTRVour(1)Logical "1" Output Voltage I_{OT} =1.6 mA, V_{CC} =4.75 V_{DC} 2.4 V_{DC} OUTPUTS AND INTRVour(1)Logical "1" Output Voltage I_{OT} =-360 μ A, V_{CC} =4.75 V_{DC} 2.4 V_{DC} OUTTRI-STATE Disabled Output V_{OUT} =0.4 V_{DC} 0.1-100 μ A _{DC} OUTTRI-STATE Disabled Output V_{OUT} =5 V_{DC} 0.13 μ A _{DC} SourceVout Short to GND, T_A =25'C4.56mA _{DC} SINKVout Short to V_{CC} , T_A =25'C9.016mA _{DC} POWER SUPPLYCSupply Current (Includes Ladder Current) f_{CLK} =41	I _{IN} (0)	Logical "0" input Current	V _{IN} =0 V _{DC}	-1	-0.005		μA _{DC}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		(All Inputs)					
Threshold VoltageImage: Constraint of the second seco	CLOCK IN	-	- I				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _T +	CLK IN Positive Going		2.7	3.1	3.5	V _{DC}
$\begin{array}{ c c c c c c } \hline Threshold Voltage & & & & & & & & & & & & & & & & & & &$		Threshold Voltage					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _T -	CLK IN Negative Going		1.5	1.8	2.1	V _{DC}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Threshold Voltage					
DUTPUTS AND INTR $V_{OUT}(0)$ Logical "0" Output Voltage $I_{OUT}=1.6 \text{ mA}, V_{CC}=4.75 V_{DC}$ 0.4 V_{DC} $V_{OUT}(1)$ Logical "1" Output Voltage $I_O=-360 \ \mu A, V_{CC}=4.75 \ V_{DC}$ 2.4 V_{DC} OUT TRI-STATE Disabled Output $V_{OUT}=0.4 \ V_{DC}$ 4.5 V_{DC} OUT TRI-STATE Disabled Output $V_{OUT}=0.4 \ V_{DC}$ 0.1 $-100 \ \mu A_{DC}$ $SOURCE$ V_{OUT} Short to GND, $T_A=25^{\circ}C$ 4.5 MA_{DC} SINK V_{OUT} Short to $V_{CC}, T_A=25^{\circ}C$ 9.016 MA_{DC} POWER SUPPLY CC Supply Current (Includes Ladder Current) $f_{CLK}=410 \ KHz$, $V_{REF}/2=NC, T_A=25^{\circ}C$ $V_{REF}/2=NC$ $V_{REF}/2=NC$	V _H	CLK IN Hysteresis		0.6	1.3	2.0	V _{DC}
		$(V_T+)-(V_T-)$					
	OUTPUTS A	AND INTR	·				
	V _{OUT} (0)	Logical "0" Output Voltage	I _{OUT} =1.6 mA, V _{CC} =4.75 V _{DC}			0.4	V _{DC}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{OUT} (1)	Logical "1" Output Voltage	I _O =-360 μA, V _{CC} =4.75 V _{DC}	2.4			
Leakage (All Data Buffers) $V_{OUT}=5 V_{DC}$ 0.13 μA_{DC} SOURCEV_{OUT}=5 V_{DC}0.13 μA_{DC} SOURCEV_{OUT} Short to GND, $T_A=25^{\circ}C$ 4.56 mA_{DC} SINKV_{OUT} Short to V_{CC}, $T_A=25^{\circ}C$ 9.016 mA_{DC} POWER SUPPLYCCSupply Current (Includes Ladder Current) $f_{CLK}=410 \text{ kHz}, V_{REF}/2=NC, T_A=25^{\circ}C$			I_{O} =-10 µA, V _{CC} =4.75 V _{DC}	4.5			V _{DC}
SOURCE Vout Short to GND, T _A =25°C 4.5 6 mA _{DC} SINK Vout Short to V _{CC} , T _A =25°C 9.0 16 mA _{DC} POWER SUPPLY CC Supply Current (Includes Ladder Current) f _{CLK} =410 kHz, V _{REF} /2=NC, T _A =25°C 9.0 16 mA _{DC}	I _{OUT}	TRI-STATE Disabled Output	V _{OUT} =0.4 V _{DC}		0.1	-100	μA _{DC}
SINK V _{OUT} Short to V _{CC} , T _A =25°C 9.0 16 mA _{DC} POWER SUPPLY Interview I		Leakage (All Data Buffers)	$V_{OUT}=5 V_{DC}$		0.1	3	μA _{DC}
Supply Current (Includes f _{CLK} =410 kHz, V _{REF} /2=NC, T _A =25°C	ISOURCE		V _{OUT} Short to GND, T _A =25°C	4.5	6		mA _{DC}
CCSupply Current (Includes f_{CLK} =410 kHz, V_{REF}/2=NC, T_A=25°C	I _{SINK}		V _{OUT} Short to V _{CC} , T _A =25°C	9.0	16		mA _{DC}
Ladder Current) $V_{REF}/2=NC, T_A=25^{\circ}C$	POWER SU	PPLY	÷				
	I _{cc}	Supply Current (Includes	f _{CLK} =410 kHz,				
and \overline{CS} =1 2.5 5.0 mA		Ladder Current)	V _{REF} /2=NC, T _A =25°C				
			and $\overline{CS} = 1$		2.5	5.0	mA

Note 4: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be all zeros. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog input (5V) can cause this input diode to conduct — especially at elevated temperatures, and cause errors for analog inputs near fullscale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 3.

Note 6: The $\overline{\text{CS}}$ input is assumed to bracket the $\overline{\text{WR}}$ strobe input and therefore timing is dependent on the $\overline{\text{WR}}$ pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the $\overline{\text{WR}}$ pulse (see Timing Diagrams).


Note 7: All typical values are for $T_A{=}25^{\circ}C.$

Note 8: Accuracy is guaranteed at f_{CLK} =410 kHz. At higher clock frequencies accuracy can degrade.


Note 9: The $V_{REF/2}$ pin is the center point of a two resistor divider (each resistor is 2.4k Ω) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors.

Note 10: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

www.national.com



4



Timing Diagrams (Continued)

Byte Sequencing For The 20-Pin ADC1001

Byte	8-Bit Data Bus Connection							
Order	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	MSB							
1st	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
		LSB						
2nd	Bit 1	Bit 0	0	0	0	0	0	0

Functional Description

The ADC1001 uses an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network, are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog difference input voltage $[V_{IN}(+)-V_{IN}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s=full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). The device may be operated in the free-running mode by connecting INTR to the \overline{WR} input with \overline{CS} =0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle. A conversion in process can be interrupted by issuing a second start command.

On the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in *Figure* 3. All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

The conversion is initialized by taking $\overline{\text{CS}}$ and $\overline{\text{WR}}$ simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1" clocked in, which allows the conversion process to continue. If the set signal were to still be present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide $\overline{\text{CS}}$ and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When this XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for aproximately 400 ns. If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low), the INTR output will still signal the end of the conversion (by a high-to-low transition),


because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This $\overline{\text{INTR}}$ output will therefore stay low for the duration of the $\overline{\text{SET}}$ signal.


When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.

Zero and Full-Scale Adjustment


Zero error can be adjusted as shown in *Figure 1*. V_{IN}(+) is forced to +2.5 mV (+½ LSB) and the potentiometer is adjusted until the digital output code changes from 00 0000 0000 to 00 0000 0001.

Full-scale is adjusted as shown in Figure 2, with the $V_{REF}/2$ input. With V_{1N} (+) forced to the desired full-scale voltage less 1% LSBs ($V_{FS}-1\%$ LSBs), $V_{REF}/2$ is adjusted until the digital output code changes from 11 1111 1110 to 11 1111 1111 to 11 1111





8



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		ter Hanna Bana	a O a R a sug

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated