

# Integer-N Clock Translator for Wireline Communications

# AD9550

#### <span id="page-0-0"></span>**FEATURES**

**Converts preset standard input frequencies to standard output frequencies Input frequencies from 8 kHz to 200 MHz Output frequencies up to 810 MHz LVPECL and LVDS (200 MHz CMOS) Preset pin-programmable frequency translation ratios On-chip VCO Single-ended CMOS reference input Two output clocks (independently programmable as LVDS, LVPECL, or CMOS) Single supply (3.3 V) Very low power: <450 mW (under most conditions) Small package size (5 mm × 5 mm) Exceeds Telcordia GR-253-CORE jitter generation, transfer and tolerance specifications**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Cost effective replacement of high frequency VCXO, OCXO, and SAW resonators Flexible frequency translation for wireline applications such as Ethernet, T1/E1, SONET/SDH, GPON, xDSL**

**Wireless infrastructure**

**Test and measurement (including handheld devices)**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The AD9550 is a phase-locked loop (PLL) based clock translator designed to address the needs of wireline communication and base station applications. The device employs an integer-N PLL to accommodate the applicable frequency translation requirements. It accepts a single-ended input reference signal at the REF input.

The AD9550 is pin programmable, providing a matrix of standard input/output frequency translations from a list of

#### **BASIC BLOCK DIAGRAM**

<span id="page-0-2"></span>

15 possible input frequencies to a list of 52 possible output frequency pairs (OUT1 and OUT2).

The AD9550 output is compatible with LVPECL, LVDS, or single-ended CMOS logic levels, although the AD9550 is implemented in a strictly CMOS process.

The AD9550 operates over the extended industrial temperature range of −40°C to +85°C.

#### **Rev. 0**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

### **TABLE OF CONTENTS**



### Input/Output Termination Recommendations........................... 11

#### <span id="page-1-0"></span>**REVISION HISTORY**

8/10-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ) values apply for VDD = 3.3 V; T $_{\rm A}$  = 25°C, unless otherwise noted.

<span id="page-2-1"></span>

<span id="page-3-2"></span>

<span id="page-3-1"></span><sup>1</sup> The A3 to A0 and Y5 to Y0 pins have 100 kΩ internal pull-up resistors. The OM2 to OM0 pins have 40 kΩ pull-up resistors.<br><sup>2</sup> The RESET pin has a 100 kΩ internal pull-up resistor.

#### <span id="page-3-0"></span>**OUTPUT CHARACTERISTICS**



<span id="page-4-1"></span>

<sup>1</sup> The listed values are for the slower edge (rise or fall).

#### <span id="page-4-0"></span>**JITTER CHARACTERISTICS**

**Table 3.** 



### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

**Table 4.** 



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-5-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration





<sup>1</sup> I is input, I/O is input/output, O is output, P is power, and P/O is power/output.

2 N/A means not applicable.

### <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



<span id="page-7-1"></span>













<span id="page-8-0"></span>

<span id="page-9-0"></span>



Figure 18. Typical Output Waveform, LVPECL (800 MHz)



Figure 19. Typical Output Waveform, LVDS (800 MHz, 3.5 mA Drive Current)



Figure 20. Typical Output Waveform, CMOS (250 MHz, 10 pF Load)

### <span id="page-10-0"></span>INPUT/OUTPUT TERMINATION RECOMMENDATIONS



Figure 21. AC-Coupled LVDS or LVPECL Output Driver



Figure 22. DC-Coupled LVDS or LVPECL Output Driver

### <span id="page-11-0"></span>THEORY OF OPERATION



Figure 23. Detailed Block Diagram

#### <span id="page-11-3"></span><span id="page-11-1"></span>**OVERVIEW**

The AD9550 accepts one input reference clock, REF. The input clock path includes an optional divide-by-5 prescaler, an optional ×2 frequency multiplier, and a 14-bit programmable divider (R). The output of the R divider drives the input to the PLL.

The PLL translates the R-divider output to a frequency within the operating range of the VCO (3.35 GHz to 4.05 GHz) based on the value of the feedback divider (N). The VCO prescaler  $(P_0)$ reduces the VCO output frequency by an integer factor from 5 to 11, resulting in an intermediate frequency in the range of 305 MHz to 810 MHz. The 10-bit  $P_1$  and  $P_2$  dividers can further reduce the  $P_0$  output frequency to yield the final output clock frequencies at OUT1 and OUT2, respectively.

Thus, the frequency translation ratio from the reference input to the output depends on the selection of the divide-by-5 prescalers, the ×2 frequency multipliers, the values of the three R dividers, the N divider, and the  $P_0$ ,  $P_1$ , and  $P_2$  dividers. These parameters are set automatically via the preconfigured divider settings per the Ax and Yx pins (see the [Preset Frequencies](#page-11-2) section).

#### <span id="page-11-2"></span>**PRESET FREQUENCIES**

The frequency selection pins (A3 to A0 and Y5 to Y0) allow the user to hardwire the device for preset input and output frequencies based on the pin logic states (se[e Figure 23\)](#page-11-3). The pins decode ground or open connections as Logic 0 or Logic 1, respectively.

The A3 to A0 pins allow the user to select one of 15 input reference frequencies as shown i[n Table 6.](#page-12-0) The device sets the appropriate divide-by-5 ( $\div$ 5), multiply-by-2 ( $\times$ 2), and input divider (R) values based on the logic levels applied to the Ax pins.

The divide-by-5, ×2, and R values cause the PLL input frequency to be either 16 kHz or 40/3 kHz. There are two exceptions. The first is for A3 to  $A0 = 1101$ , which yields a PLL input frequency of 155.52/59 MHz. The second is for A3 to  $A0 = 1110$ , which yields a PLL input frequency of either 1.5625 MHz or 4.86 MHz depending on the Y5 to Y0 pins.

The Y5 to Y0 pins allow the user to select one of 52 output frequency combinations ( $f_{\text{OUT1}}$  and  $f_{\text{OUT2}}$ ) per [Table 7.](#page-12-1) The device sets the appropriate  $P_0$ ,  $P_1$ , and  $P_2$  settings based on the logic levels applied to the Yx pins. Note, however, that selecting 101101 through 110010 require A3 to A0 = 1101 and selecting 110011 requires A3 to  $A0 = 1110$ .

The value (N) of the PLL feedback divider and the control setting for the charge pump current (CP) depend on a combination of both the Ax and Yx pin settings as shown i[n Table 8.](#page-13-0) 

A3 to A0	$f_{REF}$ (MHz)	Divide-by- $51$	$\times 2^1$	R (Decimal)
0000	Not used			
0001	0.008	<b>Bypassed</b>	<b>On</b>	
0010	1.536	<b>Bypassed</b>	<b>Bypassed</b>	96
0011	2.048	<b>Bypassed</b>	<b>Bypassed</b>	128
0100	16.384	<b>Bypassed</b>	Bypassed	1024
0101	19.44	<b>Bypassed</b>	Bypassed	1215
0110 <sup>2</sup>	25	<b>Bypassed</b>	On	3125
0111	38.88	<b>Bypassed</b>	<b>Bypassed</b>	2430
1000	61.44	<b>Bypassed</b>	<b>Bypassed</b>	3840
1001	77.76	<b>Bypassed</b>	Bypassed	4860
1010	122.88	<b>Bypassed</b>	Bypassed	7680
1011	125	On	On	3125
1100	1.544	<b>Bypassed</b>	On	193
1101 <sup>3</sup>	155.52	<b>Bypassed</b>	<b>Bypassed</b>	59
1110 <sup>4</sup>	25 or 77.76	<b>Bypassed</b>	<b>Bypassed</b>	16
1111	200/3	<b>Bypassed</b>	<b>Bypassed</b>	5000

<span id="page-12-0"></span>**Table 6. Pin Configured Input Frequency, Ax Pins**

<sup>1</sup> For divide-by-5 and ×2 frequency scalers, on indicates active.<br><sup>2</sup> Using A3 to A0 = 0110 to yield a 25 MHz to 125 MHz conversion provides a loop bandwidth of 170 Hz. An alternate 25 MHz to 125 MHz conversion uses A3 t

1110, which provides a loop bandwidth of 20 kHz. A3 to A0 = 1101 only works with Y5 to Y0 = 101101 through 110010.

<span id="page-12-1"></span>A3 to A0 = 1110 only works with Y5 to Y0 = 110011 or 111111.

#### **Table 7. Pin Configured Output Frequency, Yx Pins**





 $^{1}$  f<sub>O</sub> = 39,191.04/59 MHz.

#### <span id="page-13-0"></span>**Table 8. Pin Configuration vs. PLL Feedback Divider Value and Charge Pump Value**



<sup>1</sup> PLL feedback divider value (decimal).

<sup>2</sup> Charge pump value (decimal). Multiply by 3.5  $\mu$ A to yield  $I_{CP}$ .

#### <span id="page-14-0"></span>**DESCRIPTION OF FUNCTIONAL BLOCKS**

#### **Input Frequency Prescaler (Divide-by-5)**

The divide-by-5 prescaler provides the option to reduce the input reference frequency by a factor of five. Note that the prescaler physically precedes the  $\times 2$  frequency multiplier. This allows the prescaler to bring a high frequency reference clock down to a frequency that is within the range of the ×2 frequency multiplier.

#### **Input ×2 Frequency Multiplier**

The  $\times$ 2 frequency multiplier doubles the frequency at its input, thereby taking advantage of a higher frequency at the input to the PLL. This provides greater separation between the frequency generated by the PLL and the modulation spur associated with frequency at the PLL input.

#### **PLL (PFD, Charge Pump, VCO, Feedback Divider)**

The PLL (see [Figure 23\)](#page-11-3) consists of a phase/frequency detector (PFD), a partially integrated analog loop filter (see [Figure 24\)](#page-14-1), an integrated voltage controlled oscillator (VCO), and a 20-bit programmable feedback divider. The PLL generates a 3.35 GHz to 4.05 GHz clock signal that is phase-locked to the input reference signal, and its frequency is the phase detector frequency  $(f_{\text{PPD}})$ multiplied by the feedback divider value.

The PFD of the PLL drives a charge pump that increases, decreases, or holds constant the charge stored on the loop filter capacitors (both internal and external). The stored charge results in a voltage that sets the output frequency of the VCO. The feedback loop of the PLL causes the VCO control voltage to vary in such a way as to phase lock the PFD input signals.

The PLL has a VCO with 128 frequency bands spanning a range of 3350 MHz to 4050 MHz (3700 MHz nominal). However, the actual operating frequency within a particular band depends on the control voltage that appears on the loop filter capacitor.

The control voltage causes the VCO output frequency to vary linearly within the selected band. This frequency variability allows the control loop of the PLL to synchronize the VCO output signal with the reference signal applied to the PFD. Selection of the VCO frequency band (as well as gain adjustment) occurs automatically as part of the automatic VCO calibration process of the device, which initiates at power-up (or reset). VCO calibration centers the dc operating point of the VCO control signal. During VCO calibration, the output drivers provide a static dc signal.

The feedback divider (N-divider) sets the frequency multiplication factor of the PLL in integer steps over a 20-bit range. Note that the N-divider has a lower limit of 32.

#### **Loop Filter**

The charge pump in the PFD delivers current to the loop filter (see [Figure 24\)](#page-14-1). The components primarily responsible for the bandwidth of the loop filter are external and connect between Pin 16 and Pin 17.

The internal portion of the loop filter has two configurations: one is for low loop bandwidth applications (~170 Hz) and the other is for medium  $(\sim 20 \text{ kHz})/\text{high}$  ( $\sim 75 \text{ kHz}$ ) bandwidth applications. The low loop bandwidth condition applies when the feedback divider value (N) is  $2^{14}$  (16,384) or greater. Otherwise, the medium/high loop bandwidth configuration is in effect. The feedback divider value depends on the configuration of the Ax and Yx pins pe[r Table 8.](#page-13-0) 



Figure 24. External Loop Filter

<span id="page-14-1"></span>The bandwidth of the loop filter primarily depends on three external components (R, C1, and C2). There are two sets of recommended values for these components corresponding to the low and medium/high loop bandwidth configurations (se[e Table 9\)](#page-14-2).

<span id="page-14-2"></span>**Table 9. External Loop Filter Components**

A3 to A0 Pins	R	C <sub>1</sub>	C <sub>2</sub>	Loop Bandwidth
0001 to 1100, and 1111	6.8 k $\Omega$	47 nF	1 uF	$0.17$ kHz
1110 <sup>1</sup>	12 k $\Omega$	51pF	220 nF	20 kHz
1101 to 1110	12kO	51 pF		220 nF 75 kHz

<sup>1</sup> The 20 kHz loop bandwidth case only applies when the A3 pin to A0 pin  $=$ 1110 and the Y5 pin to Y0 pin =  $111111$ .

To achieve the best jitter performance in applications requiring a loop bandwidth of less than 1 kHz, C1 and C2 must have an insulation resistance of at least 500 ΩF.

#### **PLL Locked Indicator**

The PLL provides a status indicator that appears at Pin 20 (LOCKED). When the PLL acquires phase lock, the LOCKED pin switches to a Logic 1 state. When the PLL loses lock, however, the LOCKED pin returns to a Logic 0 state.

#### **Output Dividers**

The output divider section consists of three dividers:  $P_0$ ,  $P_1$ , and  $P_2$ . The  $P_0$  divider (or VCO frequency prescaler) accepts the VCO frequency and reduces it by an integer factor of 5 to 11, thereby reducing the frequency to a range between 305 MHz and 810 MHz.

The output of the  $P_0$  divider independently drives the  $P_1$  divider and the  $P_2$  divider. The  $P_1$  divider establishes the frequency at OUT1 and the P<sub>2</sub> divider establishes the frequency at OUT2. The  $P_1$  and  $P_2$  dividers are each programmable over a range of 1 to 1023, which results in a frequency at OUT1 or OUT2 that is an integer submultiple of the frequency at the output of the P<sub>0</sub> divider.

#### **Output Driver Mode Control**

Three mode control pins (OM0, OM1, and OM2) establish the logic family and pin function of the output drivers. The logic families include LVDS, LVPECL, and CMOS (se[e Table 10\)](#page-15-3).

<span id="page-15-3"></span>**Table 10. Logic Family Assignment via the OMx Pins**

	<b>Logic Family</b>		
Pin OM <sub>x</sub>	OUT <sub>1</sub>	OUT <sub>2</sub>	
000	<b>LVPECL</b>	<b>LVPECL</b>	
001	<b>LVPECL</b>	<b>LVDS</b>	
010	<b>LVDS</b>	<b>LVPECL</b>	
011	<b>LVPECL</b>	<b>CMOS</b>	
100	<b>LVDS</b>	<b>LVDS</b>	
101	<b>LVDS</b>	<b>CMOS</b>	
110	<b>CMOS</b>	<b>LVDS</b>	
111	<b>CMOS</b>	<b>CMOS</b>	

Because both output drivers support the LVDS and LVPECL logic families, each driver has two pins to handle the differential signals associated with these two logic families. The OUT1 driver uses the OUT1 and OUT1 pins, and the OUT2 driver uses the OUT2 and OUT2 pins. When the OMx pins select the CMOS logic family, the signal at the OUT1 pin is a phase aligned replica of the signal at the OUT1 pin and the signal at the  $\overline{OUT2}$  pin is a phase aligned replica of the signal at the OUT2 pin.

#### <span id="page-15-0"></span>**JITTER TOLERANCE**

Jitter tolerance is the ability of the AD9550 to maintain lock in the presence of sinusoidal jitter. The AD9550 meets the input jitter tolerance mask per Telcordia GR-253-CORE (see [Figure 25\)](#page-15-4). The acceptable jitter tolerance is the region above the mask.



#### <span id="page-15-4"></span><span id="page-15-1"></span>**LOW DROPOUT (LDO) REGULATORS**

The AD9550 is powered from a single 3.3 V supply and contains on-chip LDO regulators for each function to eliminate the need for external LDOs. To ensure optimal performance, each LDO output should have a 0.47 μF capacitor connected between its access pin and ground.

#### <span id="page-15-2"></span>**AUTOMATIC POWER-ON RESET**

The AD9550 has an internal power-on reset circuit (se[e Figure 26\)](#page-15-5). At power-up, an 800 pF capacitor momentarily holds a Logic 0 at the active low input of the reset circuitry. This ensures that the device is held in a reset state  $(\sim 250 \,\mu s)$  until the capacitor charges sufficiently via the 100 k $\Omega$  pull-up resistor and 200 k $\Omega$  series resistor. Note that when using a low impedance source to drive the RESET pin, be sure that the source is either tristate or Logic 0 at power-up; otherwise, the device may not calibrate properly.



<span id="page-15-5"></span>Provided an input reference signal is present at the REF pin, the device automatically performs a VCO calibration during power-up. If the input reference signal is not present, VCO calibration fails and the PLL does not lock. As soon as an input reference signal is present, the user must reset the device to initiate the automatic VCO calibration process.

Any change to the preset frequency selection pins requires the user to reset the device. This is necessary to initiate the automatic VCO calibration process.

### <span id="page-16-1"></span><span id="page-16-0"></span>APPLICATIONS INFORMATION **THERMAL PERFORMANCE**

The AD9550 is specified for case temperature  $(T_{\text{CASE}})$ . To ensure that  $T_{\text{CASE}}$  is not exceeded, use an airflow source.

The following equation determines the junction temperature on the application printed circuit board (PCB):

$$
T_{J} = T_{CASE} + (\Psi_{JT} \times P_{D})
$$

where:

 $T_J$  is the junction temperature (°C).

 $T_{\text{CASE}}$  is the case temperature (°C) measured by the customer at the top center of the package.

 $\Psi_{IT}$  is the value indicated i[n Table 11.](#page-16-2)

 $P_{\scriptscriptstyle D}$  is the power dissipation (see [Table 1](#page-2-1) for the power consumption parameters).

Values of  $\theta_A$  are provided for package comparison and PCB design considerations.  $\theta_{IA}$  can be used for a first-order approximation of  $T_1$  using the following equation:

$$
T_j = T_A + (\theta_{JA} \times P_D)
$$

where  $T_A$  is the ambient temperature (°C).

Values of  $\theta_{\text{IC}}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of  $\theta_{\text{IB}}$  are provided for package comparison and PCB design considerations.



<span id="page-16-2"></span>**Table 11. Thermal Parameters for the 32-Lead LFCSP** 

<sup>1</sup> Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine whether they are similar to those assumed in these calculations.

### <span id="page-17-0"></span>OUTLINE DIMENSIONS



#### <span id="page-17-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

### **NOTES**

### **NOTES**

**©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09057-0-8/10(0)**



www.analog.com

Rev. 0 | Page 20 of 20