







SLVSFJ7C - NOVEMBER 2021 - REVISED APRIL 2023

# TPSI3050-Q1 Automotive Reinforced Isolated Switch Driver with Integrated 10-V Gate Supply

# 1 Features

Texas

INSTRUMENTS

- No isolated secondary supply required
- Drives external power transistors or SCRs
- 5-kV<sub>RMS</sub> reinforced isolation
- 10-V gate drive with 1.5/3-A peak source and sink current
- Up to 50-mW supply for external auxiliary circuitry
- Supports AC or DC switching
- Supports two-wire or three-wire modes
- · Seven levels of power transfer, resistor selectable
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- AEC Q-100 qualified for automotive applications:
- Temperature grade 1: -40 to +125°C,  $T_A$
- Safety-related certifications
  - Planned: 7071-V<sub>PK</sub> reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
  - Planned: 5-kV<sub>RMS</sub> isolation for 1 minute per UL 1577

# 2 Applications

- Solid State Relay (SSR)
- Battery management system
- On-board charger
- Hybrid, electric, and powertrain system
- Building automation
- Factory automation and control

# **3 Description**

The TPSI3050-Q1 is a fully integrated, isolated switch driver, which when combined with an external power switch, forms a complete isolated Solid State Relay (SSR). With a nominal gate drive voltage of 10 V with 1.5/3.0-A peak source and sink current, a large variety of external power switches can be chosen to meet a wide range of applications. The TPSI3050-Q1 generates its own secondary bias supply from the power received from its primary side, so no isolated secondary supply bias is required. Additionally, the TPSI3050-Q1 can optionally supply power to external supporting circuitry for various application needs.

The TPSI3050-Q1 supports two modes of operation based on the number of input pins required. In two-wire mode, typically found in driving mechanical relays, controlling the switch requires only two pins and supports a wide voltage range of operation of 6.5 V to 48 V. In three-wire mode, the primary supply of 3 V to 5.5 V is supplied externally, and the switch is controlled through a separate enable. Available in three-wire mode only, the TPSI3050S-Q1 features a one-shot enable for the switch control. This feature is useful for driving SCRs that typically require only one pulse of current to trigger.

The secondary side provides a regulated, floating supply rail of 10 V for driving a large variety of power switches with no need for a secondary bias supply. The application can drive single power switches for DC applications or dual back-to-back power switches for AC applications, as well as various types of SCR. The TPSI3050-Q1 integrated isolation protection is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than traditional mechanical relays and optocouplers.

The power transfer of the TPSI3050-Q1 can be adjusted by selecting one of seven power level settings using an external resistor from the PXFR pin to VSSP. This action allows for tradeoffs in power dissipation versus power provided on the secondary depending on the needs of the application.

Package Information				
PART NUMBER PACKAGE <sup>(1)</sup> BODY SIZE (NOM)				
TPSI3050-Q1		7.50 mm × 5.85 mm		
TPSI3050S-Q1				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**TPSI3050-Q1 Simplified Schematic** 



Page

Page

# **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Pin Configuration and Functions4	
6 Specifications5	
6.1 Absolute Maximum Ratings5	
6.2 ESD Ratings5	
6.3 Recommended Operating Conditions5	
6.4 Thermal Information6	
6.5 Power Ratings6	
6.6 Insulation Specifications6	
6.7 Safety-Related Certifications7	
6.8 Safety Limiting Values7	
6.9 Electrical Characteristics8	
6.10 Switching Characteristics11	
6.11 Insulation Characteristic Curves12	
6.12 Typical Characteristics13	
7 Parameter Measurement Information15	

8 Detailed Description	.17
8.1 Overview	.17
8.2 Functional Block Diagram	. 17
8.3 Feature Description.	.17
8.4 Device Functional Modes	.24
9 Application and Implementation	.25
9.1 Application Information	. 25
9.2 Typical Application	. 25
9.3 Power Supply Recommendations	.33
9.4 Layout	. 33
10 Device and Documentation Support	.36
10.1 Related Links	. 36
10.2 Receiving Notification of Documentation Updates.	.36
10.3 Support Resources	. 36
10.4 Trademarks	.36
10.5 Electrostatic Discharge Caution	.36
10.6 Glossary	.36
11 Mechanical, Packaging, and Orderable	
Information	. 36

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (December 2022) to Revision C (April 2023)	Page
•	Removed product preview for TPSI3050S-Q1	1
•	Changed front page formatting to align with current TI data sheet standards	1
•	Added  ΔV <sub>EN</sub> /Δt  to Recommended Operating Conditions	5
•	Added Power Supply and EN Sequencing section	22
•	Added Insulation Lifetime section	32

Changes from Revision A (April 2022) to Revision B (December 2022)

							_
,	Changed status from	"Advance	Information"	to "Production Da	ata"	1	

# Changes from Revision \* (November 2021) to Revision A (April 2022)

•	Updated Safety Certifications and references throughout the document	1
•	Changed device status from Advance Information to Production Data	1
•	Updated the Applications section with links	1
•	Updated description to reflect one-shot enable mode is only available in three-wire mode	for
	TPSI3050S-Q1	1
•	Changed name of DUTY pin to PXFR pin throughout the document	4
•	Updated Figure 6-10, Figure 6-11, Figure 6-8, Figure 6-9	13
•	Removed two-wire mode timing, one-shot enable figure because one-shot enable is not supported	d in
	two-wire mode	. 15
•	Changed C <sub>IN</sub> to C <sub>VDDP</sub>	18
•	Removed one-shot enable feature in two-wire mode for TPSI3050S-Q1	20
•	Updated Table 8-3 to reflect one-shot enable mode is only available in three-wire mode	for
	TPSI3050S-Q1	. 24
•	Changed from equal to approximate 0.5-V drop of the VDDH supply	26
•	Updated calculator tool results summary and descriptions	. 27
•	Changed C <sub>IN</sub> to C <sub>VDDP</sub>	28
•	Updated $I_{O+}$ and $I_{O-}$ calculations and values	. 28
•	Updated calculator tool results summary and descriptions	. 29





# **5** Pin Configuration and Functions



# Figure 5-1. TPSI3050-Q1, TPSI3050S-Q1 8-Pin SOIC Top View

#### Table 5-1. Pin Functions

PIN				DESCRIPTION	
NO.	NAME	1/0	TTPE	DESCRIPTION	
1	EN	I	—	Active high driver enable	
2	PXFR	I	_	Power transfer can be adjusted by selecting one of seven power level settings using an external resistor from the PXFR pin to VSSP. In three-wire mode, a given resistor setting sets the duty cycle of the power converter (see Table 8-1) and hence the amount of power transferred. In two-wire mode, a given resistor setting adjusts the current limit of the EN pin (see Table 8-2) and hence the amount of power transferred.	
3	VDDP	_	Р	Power supply for primary side	
4	VSSP	—	GND	Ground supply for primary side	
5	VSSS	—	GND	Ground supply for secondary side	
6	VDDM	_	Р	Generated mid supply	
7	VDDH		Р	Generated high supply	
8	VDRV	0		Active high driver output	

(1) P = power, GND = ground, NC = no connect



# **6** Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAM	IETER <sup>(1)</sup>	MIN	MAX	UNIT
	VDDP	-0.3	6	V
Primary Side Supply <sup>(2)</sup>	EN	-0.3	60	V
	PXFR	-0.3	60	V
	VDRV	-0.3	12	V
Secondary Side Supply <sup>(3)</sup>	VDDH	-0.3	12	V
	VDDM	-0.3	6	V
	VDDH – VDDM	-0.3	6	V
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to VSSP.

(3) All voltage values are with respect to VSSS.

## 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2			
		Charged device model (CDM), per AEC	Corner pins (1, 4, 5, and 8)	±750 V	V
		Q100-011 CDM ESD classification level C4B	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VDDP	Primary side supply voltage three-wire mode <sup>((1))</sup>	3.0	5.5	V
	Enable in two-wire mode <sup>(1)</sup>	0	48.0	V
	Enable in three-wire mode <sup>(1)</sup>	0	5.5	V
PXFR	Power transfer control <sup>((1))</sup>	0	5.5	V
C	Decoupling capacitance on VDDP and VSSP, two-wire mode <sup>(3)</sup>	220	330	nF
VDDP	Decoupling capacitance on VDDP and VSSP, three-wire mode <sup>(3)</sup>	nd VSSP, three-wire mode <sup>(3)</sup> 0.22	20	μF
C <sub>DIV1</sub> <sup>(2)</sup>	Decoupling capacitance across VDDH and VDDM <sup>(3)</sup>	0.003	40	μF
C <sub>DIV2</sub> <sup>(2)</sup>	Decoupling capacitance across VDDM and VSSS <sup>(3)</sup>	0.003	40	μF
T <sub>A</sub>	Ambient operating temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C
$ \Delta V_{EN}/\Delta t $	EN rise and fall rates, two-wire mode.	65		V/ms

(1) All voltage values are with respect to VSSP.

(2)  $C_{DIV2} \ge C_{DIV1}$ .  $C_{DIV1}$  and  $C_{DIV2}$  should be of same type and tolerance.

(3) All capacitance values are absolute. Derating should be applied where necessary.



## 6.4 Thermal Information

		DEVICE	
	THERMAL METRIC <sup>(1)</sup>	DWZ(SOIC)	UNIT
		8 PINS	_
R <sub>OJA</sub>	Junction-to-ambient thermal resistance	89.3	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	40.3	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	45.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Maximum power dissipation, VDDP.	$ \begin{array}{l} V_{VDDP} = 5 \text{ V}, \\ R_{PXFR} = 20 \text{ k}\Omega, \text{ three-wire mode}, \\ C_{VDRV} = 100 \text{ pF}, \\ C_{DIV1} = C_{DIV2} = 100 \text{ nF}, \\ f_{EN} = 1\text{-kHz square wave}, V_{EN} = 5 \text{ V peak} \\ \text{to peak}. \end{array} $			250	mW
	Maximum power dissipation, EN.	$\begin{array}{l} R_{PXFR} = 20 \ k\Omega, \ \text{two-wire mode}, \\ C_{VDRV} = 100 \ pF, \\ C_{DIV1} = C_{DIV2} = 100 \ nF, \\ f_{EN} = 1\text{-}kHz \ \text{square wave}, \ V_{EN} = 48 \ V \\ \text{peak to peak}. \end{array}$			350	mW

# 6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFIC ATION	UNIT
GENERAL				
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	≥ 8.5	mm
CPG	External Creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	≥ 8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	≥ 120	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material Group	According to IEC 60664-1	I	
Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV		
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111		
DIN EN IE	C 60747-17 (VDE 0884-17)			
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V <sub>PK</sub>
V	Maximum isolation working voltage	AC voltage (sine wave)	1000	V <sub>RMS</sub>
VIOWM	Maximum isolation working voltage	DC voltage	1414	V <sub>DC</sub>
		V <sub>TEST</sub> = V <sub>IOTM</sub> ; t = 60 s (qualification test)	7070	V <sub>PK</sub>
V <sub>IOTM</sub> Maximum transient isolation voltag	Maximum transient isolation voltage	$V_{\text{TEST}}$ = 1.2 × $V_{\text{IOTM}}$ ; t = 1 s (100% production test)	8484	V <sub>PK</sub>
VIMP	Maximum impulse voltage <sup>((3))</sup>	Tested in air; 1.2/50-µs waveform per IEC 62638-1	9230	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Tested in oil (qualification test); 1.2/50-µs waveform per IEC 62638-1	12000	V <sub>PK</sub>



## 6.6 Insulation Specifications (continued)

PARAMETER		TEST CONDITIONS	SPECIFIC ATION	UNIT	
		$ \begin{array}{l} \mbox{Method a: After input-output safety test subgroup} \\ 2/3, \\ V_{ini} = V_{IOTM}, t_{ini} = 60 \ s; \\ V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \ s. \end{array} $	≤ 5		
q <sub>pd</sub> Appare	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 \text{ s}.$	≤ 5	рС	
		Method b1: At routine test (100% production test) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1 s$ ; $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1 s$ .	≤ 5		
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin (2\pi ft), f = 1 MHz$	3	pF	
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577					
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5000 \text{ V}_{\text{RMS}}, t = 60 \text{ s} (qualification test), V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6000 \text{ V}_{\text{RMS}}, t = 1 \text{ s}$ (100% production test)	5000	V <sub>RMS</sub>	

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.

(2) Testing is carried out in air to determine the intrinsic surge immunity of the package.

(3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-pin device.

## 6.7 Safety-Related Certifications

VDE	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 Component Recognition Program
Reinforced insulation; Maximum transient isolation voltage, 7070 $V_{PK}$ ; Maximum repetitive peak isolation voltage, 1414 $V_{PK}$ ; Maximum surge isolation voltage, 12000 $V_{PK}$	Single protection, 5000 V <sub>RMS</sub>
Certificate planned	Certificate planned

## 6.8 Safety Limiting Values

	PARAMETER <sup>(1)</sup> <sup>(2)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub> Safety input, outp		$R_{\theta JA} = 89.3^{\circ}C/W$ , $V_{VDDP} = 5.5 V$ , $T_{J} = 150^{\circ}C$ , $T_{A} = 25^{\circ}C$ , three-wire mode.			254	
	Safety input, output, or supply current	$R_{\theta JA} = 89.3^{\circ}$ C/W, $V_{EN} = 24$ V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, two-wire mode.			58	mA
		$\begin{aligned} R_{\thetaJA} &= 89.3^{\circ}C/W,  V_{EN} = 48  V, \\ T_{J} &= 150^{\circ}C,  T_{A} = 25^{\circ}C, \\ \text{two-wire mode.} \end{aligned}$			29	
Ps	Safety input, output, or total power	$R_{\theta JA} = 89.3^{\circ}C/W,$ T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C.			1.4	W



## 6.8 Safety Limiting Values (continued)

PARAMETER <sup>(1) (2)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Τ <sub>S</sub>	Maximum safety temperature				150	°C

(1) Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

(2) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

## **6.9 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}C$ .  $C_{VDDP} = 220$  nF,  $C_{DIV1} = C_{DIV2} = 3.3$  nF,  $C_{VDRV} = 100$  pF,  $R_{PXFR} = 7.32$  k $\Omega \pm 1\%$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
V <sub>VDDP_UV_R</sub>	VDDP undervoltage threshold rising	VDDP rising	2.50	2.70	2.90	V
V <sub>VDDP_UV_F</sub>	VDDP undervoltage threshold falling	VDDP falling	2.35	2.55	2.75	V
V <sub>VDDP_UV_HYS</sub>	VDDP undervoltage threshold hysterisis			75		mV
TSD	Temperature shutdown			173		°C
TSDH	Temperature shutdown hysteresis			32		°C
V <sub>VDDH_UV_R</sub>	VDDH undervoltage threshold rising	VDDH rising.	8.3	8.6	9.0	V
V <sub>VDDH_UV_F</sub>	VDDH undervoltage threshold falling TPSI3050-Q1 only.	VDDH falling.	6.3	6.6	6.9	V
Vvddh_uv_f	VDDH undervoltage threshold falling TPSI3050S-Q1 only. One-shot enable mode only available in three- wire operation.	VDDH falling.	7.2	7.5	7.8	V
V <sub>VDDH_UV_HYS</sub>	VDDH undervoltage threshold hysterisis TPSI3050-Q1 only.			2		V
V <sub>VDDH_UV_HYS</sub>	VDDH undervoltage threshold hysterisis TPSI3050S-Q1 only.			1.1		V
	Internal quiescent current of VDDH supply.			36		μA
P	Driver on resistance in low state	Force V <sub>VDDH</sub> = 10 V, sink I <sub>VDRV</sub> = 50 mA.		1.7		Ω
CDSON_VDRV	Driver on resistance in high state	Force V <sub>VDDH</sub> = 10 V, source I <sub>VDRV</sub> = 50 mA.		2.5		Ω
	VDRV peak output current during rise	V <sub>VDDH</sub> in steady state, transition EN from low to high, measure peak current.		1.5		A
VDRV_PEAK	VDRV peak output current during fall	V <sub>VDDH</sub> in steady state, transition EN from high to low, measure peak current.		3		A
СМТІ	Common-mode transient immunity	V <sub>CM</sub>   = 1000 V	100			V/ns
TWO-WIRE MODE						
V <sub>IH_EN</sub>	Minimum voltage on EN to be detected as a valid logic high		6.5			V



## 6.9 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at T<sub>A</sub> = 25°C. C<sub>VDDP</sub> = 220 nF, C<sub>DIV1</sub> = C<sub>DIV2</sub> = 3.3 nF, C<sub>VDRV</sub> = 100 pF, R<sub>PXFR</sub> =  $7.32 \text{ k}\Omega \pm 1\%$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL_EN</sub>	Maximum voltage on EN to be detected as a valid logic low				2.0	V
I <sub>EN_START</sub>	Enable current at startup	$EN = 0 V \rightarrow 6.5 V$		27		mA
I <sub>EN</sub>	Enable current steady state	$ \begin{array}{l} EN = 6.5 \ V, \\ R_{PXFR} = 7.32 \ k\Omega, \\ R_{PXFR} \geq 100 \ k\Omega \ \text{or} \ R_{PXFR} \leq 1 \ k\Omega, \\ V_{VDDH} \ \text{in steady state.} \end{array} $		1.9		mA
		EN = 6.5 V, $R_{PXFR}$ = 20 k $\Omega$ , $V_{VDDH}$ in steady state.		6.8		mA
V <sub>VDDP_RIPPLE</sub>	VDDP output voltage ripple	EN = 6.5 V, $V_{VDDH}$ in steady state.		600		mV
V <sub>VDDH</sub>	VDDH output voltage	EN = 6.5 V, V <sub>VDDH</sub> in steady state.	9.4	10.2	11	V
V <sub>VDRV_H</sub>	VDRV output voltage driven high	EN = $6.5 V$ , V <sub>VDDH</sub> in steady state, no DC loading.	9.4	10.2	11	V
V <sub>VDRV_L</sub>	VDRV output voltage driven low	$ \begin{array}{l} EN = 6.5 \ V \rightarrow 0 \ V, \\ V_{VDDH} \ \text{in steady state}, \\ sink \ 10 \ mA \ load. \end{array} $			0.1	V
Vyddm iaux	Average VDDM voltage when sourcing external current	$ \begin{array}{l} EN=6.5 \ V, \ steady \ state. \\ R_{PXFR}=7.32 \ k\Omega, \\ R_{PXFR}\geq 100 \ k\Omega \ or \ R_{PXFR}\leq 1 \ k\Omega, \\ C_{DIV1}=C_{DIV2}=220 \ nF, \\ source \ 0.4 \ mA \ from \ VDDM, \\ measure \ VDDM \ voltage. \end{array} $	4.6		5.5	V
		EN = 6.5 V, steady state. $R_{PXFR}$ = 20 k $\Omega$ , $C_{DIV1}$ = $C_{DIV2}$ = 220 nF, source 1.7 mA from VDDM, measure VDDM voltage.	4.6		5.5	V
THREE-WIRE MODE						
	Minimum voltage on EN to	V <sub>VDDP</sub> = 3 V	2.1			V
V <sub>IH_EN</sub>	high. $V_{IH(min)} = 0.7 \text{ x } V_{VDDP}$	V <sub>VDDP</sub> = 5.5 V	3.85			V
N.	Maximum voltage on EN to be	V <sub>VDDP</sub> = 3 V			0.9	V
VIL_EN	detected as a valid logic low	$V_{VDDP} = 5.5 V$			1.65	V



## 6.9 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typicals at T<sub>A</sub> = 25°C. C<sub>VDDP</sub> = 220 nF, C<sub>DIV1</sub> = C<sub>DIV2</sub> = 3.3 nF, C<sub>VDRV</sub> = 100 pF, R<sub>PXFR</sub> =  $7.32 \text{ k}\Omega \pm 1\%$ 

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lvddp		$ \begin{array}{l} EN = 3.3 \ V, \\ V_{VDDP} = 3.3 \ V, \\ R_{PXFR} = 7.32 \ k\Omega, \\ R_{PXFR} \geq 100 \ k\Omega \ \text{or} \ R_{PXFR} \leq 1 \ k\Omega, \\ V_{VDDH} \ \text{in steady state}, \\ measure \ I_{VDDP}. \end{array} $		3.1		mA
	VDDP average current in steady			26		
	state			4.8		mA
		$      EN = 5 V, \\ V_{VDDP} = 5 V, \\ R_{PXFR} = 20 k\Omega, \\ V_{VDDH} \text{ in steady state,} \\ measure I_{VDDP}. $		37		mA
	Average VDDM voltage when sourcing external current	$\label{eq:VVDDP} \begin{array}{l} V_{VDDP} = 3.3 \text{ V}, \text{EN} = 0 \text{ V}, \text{ steady} \\ \text{state}, \\ R_{PXFR} = 7.32 \text{ k}\Omega, \\ C_{DIV1} = C_{DIV2} = 220 \text{ nF}, \\ \text{source } 0.4 \text{ mA from VDDM}, \\ \text{measure } V_{VDDM}. \end{array}$	4.6		5.5	V
		$\label{eq:VVDDP} \begin{array}{l} V_{VDDP} = 5.0 \ V, \ EN = 0 \ V, \ steady \\ state, \\ R_{PXFR} = 7.32 \ k\Omega, \\ C_{DIV1} = C_{DIV2} = 220 \ nF, \\ source 1.0 \ mA \ from \ \mathsf{VDDM}, \\ measure \ \mathsf{V_{VDDM}}. \end{array}$	4.6		5.5	V
VDDM_IAUX		$\label{eq:VDDP} \begin{array}{l} V_{VDDP} = 3.3 \ V, \ EN = 0 \ V, \ steady \\ state, \\ R_{PXFR} = 20 \ k\Omega, \\ C_{DIV1} = C_{DIV2} = 220 \ nF, \\ source \ 5.5 \ mA \ from \ VDDM, \\ measure \ V_{VDDM}. \end{array}$	4.6		5.5	V
		$\label{eq:VDDP} \begin{array}{l} V_{VDDP} = 5.0 \ V, \ EN = 0 \ V, \ steady \\ state, \\ R_{PXFR} = 20 \ k\Omega, \\ C_{DIV1} = C_{DIV2} = 220 \ nF, \\ source \ 10 \ mA \ from \ VDDM, \\ measure \ V_{VDDM}. \end{array}$	4.6		5.5	V
V <sub>VDDH</sub>	VDDH output voltage	$V_{VDDP}$ = 3.0 V, EN = 3.0 V, $V_{VDDH}$ in steady state.	9.4	10.2	11	V
V <sub>VDRV_H</sub>	VDRV output voltage driven high	$V_{VDDP}$ = 3.0 V, EN = 3.0 V, $V_{VDDH}$ in steady state, no DC loading.	9.4	10.2	11	V
V <sub>VDRV_L</sub>	VDRV output voltage driven low	$V_{VDDP} = 3.0 V,$ EN = 0 V, $V_{VDDH}$ in steady state, VDRV sinking 10 mA.			0.1	V



# 6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted). Typicals at  $T_A = 25^{\circ}C$ .  $C_{VDDP} = 220 \text{ nF}$ ,  $C_{DIV1} = C_{DIV2} = 3.3 \text{ nF}$ ,  $C_{VDRV} = 100 \text{ pF}$ ,  $R_{PXFR} = 7.32 \text{ k}\Omega \pm 1\%$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TWO-WIRE MODE						
t <sub>LO_EN</sub>	Low time of EN		5			μs
t <sub>lh_vddh</sub>	Propagation delay time from EN rising to VDDH at 50% level			90		μs
	Propagation delay time from EN rising to VDRV at 90% level			260		μs
	Propagation delay time from EN falling to VDRV at 10% level	$EN = 6.5 V \rightarrow 0 V,$ V <sub>VDRV</sub> = 1.0 V.		2.4	3	μs
t <sub>R_VDRV</sub>	VDRV rise time from EN rising to VDRV from 15% to 85% level	$EN = 0 V \rightarrow 6.5 V,$ $V_{VDRV} = 1.5 V to 8.5 V.$		6		ns
t <sub>F_VDRV</sub>	VDRV fall time from EN falling to VDRV from 85% to 15% level			5		ns
THREE-WIRE MODE						
t <sub>LO_EN</sub>	Low time of EN	V <sub>VDDP</sub> = 3.3 V, steady state.	5			μs
t <sub>HI_EN</sub>	High time of EN	V <sub>VDDP</sub> = 3.3V, steady state.	5			μs
	High time of VDRV using one-shot enable. TPSI3050S-Q1 only. One-shot enable only available in three-wire mode.	V <sub>VDDP</sub> = 3.3 V, steady state.		2.5		μs
	Propagation delay time from VDDP rising to VDDH at 50% level	$ \begin{array}{l} EN = 0 \ V, \\ V_{VDDP} = \ 0 \ V \rightarrow 3.3 \ V \ \text{at } 1 \ V/\mu \text{s}, \\ V_{VDDH} = 5.0 \ V. \end{array} $		74		μs
t <sub>lh_vdrv</sub>	Propagation delay time from EN rising to VDRV at 90% level	$ \begin{array}{l} V_{VDDP} = 3.3 \text{ V}, \\ V_{VDDH} \text{ steady state}, \\ \text{EN} = 0 \text{ V} \rightarrow 3.3 \text{ V}, \\ V_{VDRV} = 9.0 \text{ V}. \end{array} $		3	4.5	μs
	Propagation delay time from EN falling to VDRV at 10% level	$ \begin{array}{l} V_{VDDP} = 3.3 \text{ V}, \\ V_{VDDH} \text{ steady state}, \\ \text{EN} = \ 3.3 \text{ V} \rightarrow 0 \text{ V}, \\ V_{VDRV} = 1.0 \text{ V}. \end{array} $		2.5	3	μs
t <sub>HL_VDRV_PD</sub>	Propagation delay time from VDDP falling to VDRV at 10% level. Timeout mechanism due to loss of power on primary supply.	$ \begin{array}{l} EN=3.3 \ V, \\ V_{VDDH} \ steady \ state, \\ V_{VDDP}=\ 3.3 \ V \rightarrow 0 \ V \ at \ -1 \ V/\mu s, \\ V_{VDRV}=\ 1.0 \ V. \end{array} $		100		μs
	VDRV rise time from EN rising to VDRV from 15% to 85% level	$\begin{split} & V_{VDDP} = 3.3 \text{ V}, \\ & V_{VDDH} \text{ steady state}, \\ & EN = 0 \text{ V} \to 3.3 \text{ V}, \\ & V_{VDRV} = 1.5 \text{ V to } 8.5 \text{ V}. \end{split}$		6		ns
t <sub>F_VDRV</sub>	VDRV fall time from EN falling to VDRV from 85% to 15% level	$\begin{array}{l} V_{VDDP} = 3.3 \text{ V}, \\ V_{VDDH} \text{ steady state}, \\ \text{EN} = \ 3.3 \text{ V} \rightarrow 0 \text{ V}, \\ V_{VDRV} = 8.5 \text{ V} \text{ to } 1.5 \text{ V}. \end{array}$		5		ns



#### 6.11 Insulation Characteristic Curves





## 6.12 Typical Characteristics



## 6.12 Typical Characteristics (continued)





## 7 Parameter Measurement Information



Figure 7-1. Two-Wire Mode Timing, Standard Enable (TPSI3050-Q1 Only)



Figure 7-2. Three-Wire Mode Timing, Standard Enable (TPSI3050-Q1 Only)



Figure 7-3. Three-Wire Mode Timing, One-Shot Enable (TPSI3050S-Q1 Only)





Figure 7-4. Common-Mode Transient Immunity Test Circuit



# 8 Detailed Description

### 8.1 Overview

The TPSI3050-Q1 is a fully integrated, reinforced isolated power switch driver, which when combined with an external power switch, forms a complete isolated Solid State Relay (SSR). With a nominal gate drive voltage of 10 V and 1.5/3.0-A peak source and sink current, a large variety of external power switches can be chosen to meet a wide range of applications. The TPSI3050-Q1 generates its own secondary supply from the power received from its primary side, so no isolated secondary bias supply is required.

The *Functional Block Diagram* shows the primary side that includes a transmitter that drives an alternating current into the primary winding of an integrated transformer at a rate determined by the setting of the PXFR pin and the logic state of the EN pin. The transmitter operates at high frequency to optimally drive the transformer to its peak efficiency. In addition, the transmitter uses spread spectrum techniques to greatly improve EMI performance, allowing many applications to achieve CISPR 25 - Class 5. During transmission, data information transfers to the secondary side alongside with the power. On the secondary side, the voltage induced on the secondary winding of the transformer is rectified, and the shunt regulator regulates the output voltage level of VDDH. Lastly, the demodulator decodes the received data information and drives VDRV high or low based on the logic state of the EN pin.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Transmission of the Enable State

The TPSI3050-Q1 and TPSI3050S-Q1 use a modulation scheme to transmit the switch enable state information across the isolation barrier. The transmitter modulates the EN signal with an internally generated, high frequency carrier (89-MHz typical), and differentially drives the primary winding of the isolation transformer. The received on the secondary side demodulates the received signal and asserts VDRV high or low based on the data received.

#### 8.3.2 Power Transmission

The TPSI3050-Q1 and TPSI3050S-Q1 do not use an isolated supply for their power. The secondary side power is obtained by the transferring of the primary side input power across the isolation transformer. The modulation scheme uses spread spectrum of the high frequency carrier (89-MHz typical) to improve EMI performance assisting applications in meeting the CISPR 25 Class 5 standards.

#### 8.3.3 Gate Driver

The TPSI3050-Q1 and TPSI3050S-Q1 have an integrated gate driver that provides a nominal 10-V gate voltage with 1.5/3.0-A peak source and sink current sufficient for driving many power transistors or Silicon-Controlled Rectifiers (SCR). When driving external power transistors, TI recommends bypass capacitors ( $C_{DIV} = C_{DIV1} = C_{DIV2}$ ) from VDDH to VDDM and VDDM to VSSS of 20 times the equivalent gate capacitance.

The gate driver also includes an active clamp keep off circuit. This feature helps to keep the driver output, VDRV, low should power be lost on the secondary supply rails e.g. power loss on the VDDP supply prevents power transfer. Should power be lost, the active clamp keep off circuit will attempt to clamp the voltage of VDRV to under 2 V relative to VSSS.



#### 8.3.4 Modes Overview

The TPSI3050-Q1 and TPSI3050S-Q1 have two modes of operation: two-wire mode and three-wire mode.

In two-wire mode, the power on the primary side is provided directly by the EN pin. Setting EN high causes power transfer to the secondary side. As power transfers, the secondary rails, VDDM and VDDH, begin to rise. After sufficient power is available on the secondary side, VDRV is asserted high. Setting EN low causes VDRV to assert low and halts power transfer to the secondary side.

In three-wire mode, the power on the primary side is provided by a dedicated, low output impedance supply connected to VDDP. In this case, power transfer is independent from the enable state. If VDDP power is present, power is transferred from the primary side to the secondary side regardless of the EN state. In steady state conditions, when sufficient power is available on the secondary side, setting EN high causes VDRV to assert high. Setting EN low causes VDRV to assert low.

In standard enable, available only on the TPSI3050-Q1, VDRV follows the state of the EN pin and is used in most load switch applications. In one-shot enable mode, available only on the TPSI3050S-Q1 in three-wire mode, when a rising transition occurs on EN, VDRV is asserted high momentarily and then automatically asserted low, forming a one-shot pulse on VDRV. This event is useful for driving SCR devices that require only one burst of power to trigger. To re-trigger VDRV, EN must first transition low, followed by another rising transition.

#### 8.3.5 Three-Wire Mode

Three-wire mode is used for applications that require higher levels of power transfer or the shortest propagation delay TPSI3050-Q1 can offer. VDDP is supplied independently from the EN pin by a low output impedance external supply that can deliver the required power. In this mode, power from the primary side to the secondary side always occurs regardless of the state of the EN pin. Setting the EN pin logic high or low asserts or de-asserts VDRV, thereby enabling or disabling the external switch, respectively. Figure 8-1 shows the basic setup required for three-wire mode operation which requires EN, VDDP, and VSSP signals. EN can be driven up to 5.5 V which is normally driven from the circuitry residing on the same rail as VDDP. In this example, the TPSI3050-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration.  $C_{VDDP}$  provides the required decoupling capacitance for the VDDP supply rail of the device.  $C_{DIV1}$  and  $C_{DIV2}$  provide the required decoupling capacitances of the VDDH and VDDM supply rails that provide the peak current to drive the external MOSFETs.

Figure 8-2 and Figure 8-3 show the basic operation from start-up to steady-state conditions. Figure 8-2 shows operation using standard enable of the TPSI3050-Q1. After power up, the TPSI3050-Q1 begins to transfer power from VDDP to the secondary side for a fixed time period (25- $\mu$ s typical) at a duty cycle rate determined by R<sub>PXFR</sub>, which begins to charge up the VDDH (and VDDM) secondary side rails. Power transfer continues as long as VDDP is present. The time required to fully charge VDDH depends on several factors including the values of VDDP, C<sub>DIV1</sub>, C<sub>DIV2</sub>, R<sub>PXFR</sub>, and the overall power transfer efficiency. When the application drives the EN pin to a logic high, the TPSI3050-Q1 signals information from the primary side to the secondary side to assert VDRV and drive it high. Similarly, setting EN pin to a logic low causes VDRV to be driven low. Figure 8-3 shows operation using one-shot enable of the TPSI3050S-Q1. The start-up behavior is identical. In one-shot enable, when the application drives the EN pin to a logic high, VDRV is asserted high (t<sub>HI\_VDRV</sub>), then is automatically asserted low by the TPSI3050S-Q1. To assert VDRV high again, the EN pin must transition low first, followed by a transition high.









Figure 8-3. Three-Wire Mode with TPSI3050S-Q1 (One-shot Enable)

To reduce average power, the TPSI3050-Q1 transfers power from the primary side to the secondary side in a burst fashion. The period of the burst is fixed while the burst on time is programmable by selecting one of



seven appropriate resistor values, R<sub>PXFR</sub>, from the PXFR to VSSP pins, thereby changing the duty cycle of the power converter. This action provides flexibility in the application, allowing tradeoffs in power consumed versus power delivered. Higher power converter settings increase the burst on time which, in turn, increases average power consumed from the VDDP supply and increases the amount of power transferred to the secondary side VDDH and VDDM supplies. Similarly, lower power converter settings decrease the burst on time which, in turn, decreases average power consumed from the VDDP supply and decreases the amount of power transferred to the secondary side the secondary side.

Table 8-1 summarizes the three-wire mode power transfer selection.

R <sub>PXFR</sub> <sup>(1)</sup> <sup>(2)</sup>	Power Converter Duty Cycle (Three-Wire Mode, Nominal)	Description
7.32 kΩ	13.3%	
9.09 kΩ	26.7%	The device supports seven, fixed power transfer settings, by selection of a
11 kΩ	40.0%	duty cycle of the power converter and hence the amount of power transferred.
12.7 kΩ	53.3%	Higher power transfer settings leads to an increased duty cycle of the power
14.7 kΩ	66.7%	converter leading to increased power transfer and consumption. During power
16.5 kΩ	80.0%	VDDP power cycles.
20 kΩ	93.3%	

#### Table 8-1. Three-Wire Mode Power Transfer Selection

(1) Standard resistor (EIA E96), 1% tolerance, nominal value.

(2)  $R_{PXFR} \ge 100 \text{ k}\Omega \text{ or } R_{PXFR} \le 1 \text{ k}\Omega \text{ sets the duty cycle of the power converter to } 13.3\%.$ 

#### 8.3.6 Two-Wire Mode

Figure 8-4 shows the basic setup required for two-wire mode operation, which requires the EN signal and VSSP ground signal. EN can be driven up to 48 V. No current limiting resistor is required on EN because the TPSI3050-Q1 limits the input current based on the values set by the  $R_{PXFR}$  resistor (see Table 8-2). In this example, the TPSI3050-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration.  $C_{VDDP}$  provides the required decoupling capacitance for the VDDP supply rail of the device.  $C_{DIV1}$  and  $C_{DIV2}$  provide the required decoupling capacitance of the VDDH and VDDM supply rails that provide the peak current to drive the external MOSFETs.

Figure 8-5 shows the typical operation in two-wire mode configured for standard enable. The application drives EN to a logic high and the TPSI3050-Q1 begins its power-up sequence. During power up, the current provided by the EN pin,  $I_{EN}$ , begins to charge up the external capacitance,  $C_{VDDP}$ , and the voltage on VDDP begins to rise until it reaches  $V_{VDDP_H}$ . After VDDP reaches its peak,  $V_{VDDP_H}$ , the TPSI3050-Q1 transfers stored energy on  $C_{VDDP}$  to the secondary side for a fixed time (3.3-µs typical) which begins to charge up the VDDH (and VDDM) secondary side rails thereby discharging the voltage on VDDP. In steady state, this results in an average voltage on VDDP,  $V_{VDDP_AVG}$ . This cycle repeats until the VDDH (and VDDM) secondary side rails are fully charged. The time required to fully charge VDDH depends on several factors including the values of  $C_{VDDP}$ ,  $C_{DIV1}$ ,  $C_{DIV2}$ ,  $R_{PXFR}$ , and the overall power transfer efficiency. After VDDH is fully charged, VDRV is asserted high and remains high while the EN pin remains at a logic high. When the application drives the EN pin to a logic low, the charge on VDDP begins to discharge. Prior to VDDP reaching its UVLO falling threshold, TPSI3050-Q1 signals information from the primary side to the secondary side to de-assert VDRV and drive it low. Because power is no longer being transferred, all rails begin to fully discharge.



#### Figure 8-4. Two-Wire Mode Simplified Schematic



Figure 8-5. Two-Wire Mode with Standard Enable (TPSI3050-Q1 Only)

In two-wire mode, power is supplied directly by the EN pin. When EN is asserted high, the TPSI3050-Q1 transfers power to the secondary side for a fixed time (3.3- $\mu$ s nominal) while the time period varies. The period varies due to the hysteretic control of the power transfer that ensures the average current supplied through the EN pin is maintained. The amount of average current, and hence the amount of power transferred, is programmable by selecting one of seven appropriate resistor values, R<sub>PXFR</sub>, from the PXFR to VSSP pins. Higher settings of R<sub>PXFR</sub> increase I<sub>EN</sub> which increases the average power consumed from the EN pin and increases the amount of power transferred to the secondary side VDDH supply. Similarly, lower settings of R<sub>PXFR</sub> decrease I<sub>EN</sub>, which decreases the average power consumed from the EN pin and decreases the amount of power transferred to the secondary side.

Table 8-2 summarizes the two-wire mode power selection.



R <sub>PXFR</sub> <sup>(1)</sup> <sup>(2)</sup>	I <sub>EN</sub> (Two-Wire Mode, Nominal)	Description
7.32 kΩ	1.9 mA	
9.09 kΩ	2.8 mA	
11 kΩ	3.7 mA	The device supports seven, fixed EN input current limit options selected by
12.7 kΩ	4.5 mA	the corresponding R <sub>PXFR</sub> specified value. Higher current limit selections lead to increased power transfer and consumption. During power up, the FN input current
14.7 kΩ	5.2 mA	limit is determined and remains fixed at that setting until VDDP power cycles.
16.5 kΩ	6.0 mA	
20 kΩ	6.7 mA	

(1) Standard resistor (EIA E96), 1% tolerance, nominal value.

(2)  $R_{PXFR} \ge 100 \text{ k}\Omega \text{ or } R_{PXFR} \le 1 \text{ k}\Omega \text{ sets the } I_{EN} \text{ to } 1.9 \text{ mA.}$ 

#### 8.3.7 VDDP, VDDH, and VDDM Undervoltage Lockout (UVLO)

TPSI3050-Q1 and TPSI3050S-Q1 implement an internal UVLO protection feature for both input and output power supplies, VDDP, VDDH, and VDDM. When VDDP is lower than the UVLO threshold voltage, power ceases to be transferred to the VDDM and VDDH rails. Over time the VDDH and VDDM rails will begin to discharge. If enough charge is available on VDDP, the device will attempt to signal VDRV to assert low. If not enough charge is available on VDDP, a timeout mechanism will ensure VDRV asserts low after the timeout has been reached. When either VDDH or VDDM are lower than their respective UVLO thresholds, VDRV will be asserted low regardless of the EN state. The UVLO protection blocks feature hysteresis, which helps to improve the noise immunity of the power supply. During turn-on and turn-off, the driver sources and sinks a peak transient current, which can result in voltage drop of the VDDH, VDDM power supplies. The internal UVLO protection block ignores the associated noise during these normal switching transients.

#### 8.3.8 Power Supply and EN Sequencing

During power up, the device will automatically determine if two-wire or three-wire mode is to be entered. Once two-wire or three-wire mode is determined, the mode is maintained until another power cycle is performed. Therefore, it is important to understand different scenarios that may affect the device operation.

In two-wire mode, the device is supplied power from a single external voltage source via EN, which charges the  $C_{VDDP}$  capacitance on VDDP. The voltage supply is required to meet the power supply needs at the selected PXFR setting, as well as, meet the recommended minimum ramp time,  $|\Delta V_{EN}/\Delta t|$ . To ensure two-wire mode is entered properly,  $V_{EN}$  must reach  $V_{IH\_EN}$  prior to  $V_{VDDP}$  reaching  $V_{VDDP\_UV\_R}$ . This is summarized in Figure 8-6. Similarly, it is recommend that  $V_{EN}$  meet the minimum recommended ramp down time to  $V_{IL\_EN}$ . Too slow a ramp down time may cause insufficient power to be transferred while slowly transitioning between  $V_{IH\_EN}$  and  $V_{IL\_EN}$  leading to intermittent de-assertions and assertions of VDRV. This may continue until the power transfer reduces sufficiently to maintain VDRV low.







In most three-wire mode applications, EN and VDDP are supplied by the same voltage rail and source. It is recommended that  $V_{EN}$  remain below  $V_{IL\_EN}$  until  $V_{VDDP}$  reaches  $V_{VDDP\_UV\_R}$ . It is also possible in some applications to connect EN directly to the VDDP supply. These two scenarios are shown in Figure 8-7.



Figure 8-7. Three-wire Mode Power Sequences

In three-wire mode applications with separate voltage sources supplying EN and VDDP, it is recommended that  $V_{EN}$  remain below  $V_{IL_{EN}}$  until  $V_{VDDP}$  reaches  $V_{VDDP_{UV_{R}}}$ . If  $V_{EN}$  reaches  $V_{IH_{EN}}$  prior to  $V_{VDDP}$  reaching  $V_{VDDP_{UV_{R}}}$ , current from the supply that sources EN will attempt to power VDDP. Depending on the other supply's impedance residing on VDDP and the amount of power available from the EN pin,  $V_{VDDP}$  may begin to rise and eventually exceed  $V_{VDDP_{UV_{R}}}$ . At that point, the device will begin to transfer power to the secondary and start charging the VDDM and VDDH rails. If VDDP remains above  $V_{VDDP_{UV_{R}}}$ , the device will continue to transfer power to the secondary eventually charging the VDDM and VDDH rails and VDRV may assert high.

#### 8.3.9 Thermal Shutdown

The device contains an integrated temperature sensor to monitor its local temperature. When the sensor reaches its threshold, it automatically ceases power transfer from the primary side to the secondary side. In addition, if power is still present on VDDP, the driver is automatically asserted low. The power transfer is disabled until the local temperature reduces enough to re-engage.



## **8.4 Device Functional Modes**

Table 8-3 summarizes the functional modes for the TPSI3050-Q1 and TPSI3050S-Q1.

#### Table 8-3. TPSI3050-Q1, TPSI3050S-Q1 Device Functional Modes

VDDP <sup>(6)</sup>	VDDH	<b>EN</b> <sup>(6)</sup>	VDRV	COMMENTS
		L	L	TPSI3050-Q1 normal operation:
		Н	Н	VDRV output state assumes logic state of EN logic state.
Powered up <sup>(2)</sup>	Powered up <sup>(4)</sup>	L	L	TPSI3050S-Q1 normal operation (three-wire mode
		$L \rightarrow H$	$L\toH\toL$	only): rising edge of EN causes VDRV to be singly pulsed high. EN must be asserted low first to assert another pulse.
Powered down <sup>(3)</sup>	Powered down <sup>(5)</sup>	X <sup>(1)</sup>	L	Disabled operation: VDRV output disabled, keep off circuitry applied.
Powered up <sup>(2)</sup>	Powered down <sup>(5)</sup>	X <sup>(1)</sup>	L	Disabled operation: VDRV output disabled, keep off circuitry applied.
Powered down <sup>(3)</sup>	Powered up <sup>(4)</sup>	X <sup>(1)</sup>	L	Disabled operation: when VDDP is powered down, output driver is disabled automatically after timeout, keep off circuitry applied.

X: do not care. (1)

 $V_{VDDP} \ge VDDP$  undervoltage lockout rising threshold,  $V_{VDDP_{UV_{R}}}$ . (2)

(3)

(4)

(5)

 $\label{eq:VDDP} $$ VDDP undervoltage lockout fising threshold, V_{VDDP_UV_R}. \\ V_{VDDP} < VDDP undervoltage lockout falling threshold, V_{VDDP_UV_F}. \\ V_{VDDH} \ge VDDH undervoltage lockout falling threshold, V_{VDDH_UV_R}. \\ V_{VDDH} < VDDH undervoltage lockout falling threshold, V_{VDDH_UV_F}. \\ Refer to Power Supply and EN Sequencing for additional information. \\ $$ V_{VDDH_UV_F}. \\ $$ V_{VDH_UV_F}. \\ $$ V_{VH_UV_F}. \\ $$$ (6)



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TPSI3050-Q1 is a fully integrated, isolated switch driver with integrated bias, which when combined with an external power switch, forms a complete isolated solid state relay solution. With a nominal gate drive voltage of 10 V with 1.5/3.0-A peak source and sink current, a large variety of external power switches such as MOSFETs, IGBTs, or SCRs can be chosen to meet a wide range of applications. The TPSI3050-Q1 generates its own secondary bias supply from the power received from its primary side, so no isolated secondary supply bias is required.

The TPSI3050-Q1 supports two modes of operation based on the number of input pins required. In two-wire mode, typically found in driving mechanical relays, controlling the switch requires only two pins and supports a wide voltage range of operation of 6.5 V to 48 V. In three-wire mode, the primary supply of 3 V to 5.5 V is supplied externally, and the switch is controlled through a separate enable. Available in three-wire mode only, the TPSI3050S-Q1 features a one-shot enable for the switch control. This feature is useful for driving SCRs that typically require only one pulse of current to trigger.

The secondary side provides a regulated, floating supply rail of 10 V for driving a large variety of power switches with no need for a secondary bias supply. The TPSI3050-Q1 can support driving single power switch, dual back-to-back, parallel power switches for a variety of AC or DC applications. The TPSI3050-Q1 integrated isolation protection is extremely robust with much higher reliability, lower power consumption, and increased temperature ranges than those found using traditional mechanical relays and optocouplers.

The power dissipation of the TPSI3050-Q1 can be adjusted by an external resistor from the PXFR pin to VSSP. This feature allows for tradeoffs in power dissipation versus power provided on the secondary depending on the needs of the application.

#### 9.2 Typical Application

The circuits in Figure 9-1 and Figure 9-2 show a typical application for driving silicon based MOSFETs in three-wire mode and two-wire mode, respectively.



Figure 9-1. TPSI3050-Q1 Three-Wire Mode Driving MOSFETs





Figure 9-2. TPSI3050-Q1 Two-Wire Mode Driving MOSFETs

#### 9.2.1 Design Requirements

Table 9-1 lists the design requirements of the TPSI3050-Q1 gate driver.

DESIGN PARAMETERS									
Total gate capacitance	100 nC								
FET turn-on time	1 µs								
Propagation delay	< 4 µs								
Switching frequency	10 kHz								
Supply voltage (VDDP)	5 V ± 5%								

### Table 9-1. TPSI3050-Q1 Design Requirements

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Two-Wire or Three-Wire Mode Selection

The first design decision is to determine if two-wire or three-wire mode can be used in the application. For this design, note that the overall propagation delay is less than 4 µs and only three-wire mode is able to meet this requirement. In this case, two-wire mode is not applicable. Two-wire mode, due to its limited power transfer, is typically limited to very low frequency applications of less than a few kHz or when enable times are not critical.

#### 9.2.2.2 Standard Enable, One-Shot Enable

Next, based on the application a decision must be if standard enable or one-shot enable mode is required. In this design, assume that after the switch is enabled, it is desired that the switch remain enabled until commanded to be disabled. Therefore, standard enable mode is assumed. In most applications that involve driving FETs, standard enable is appropriate. If driving SCRs or TRIACS, one-shot mode can be beneficial.

#### 9.2.2.3 C<sub>DIV1</sub>, C<sub>DIV2</sub> Capacitance

The  $C_{DIV1}$  and  $C_{DIV2}$  capacitances required depends on the amount of drop that can be tolerated on the VDDH rail during switching of the external load. The charge stored on the CDIV1 and CDIV2 capacitances is used to provide the current to the load during switching. During switching, charge sharing occurs and the voltage on VDDH drops. At a minimum, TI recommends that the total capacitance formed by the series combination of  $C_{DIV1}$  and  $C_{DIV2}$  be sized to be at least 20 times the total gate capacitance to be switched. This sizing results in an approximate 0.5-V drop of the VDDH supply rail that is used to supply power to the VDRV signal. Equation 1 and Equation 2 can be to used to calculate the amount of capacitance required for a specified voltage drop.

 $C_{DIV1}$  and  $C_{DIV2}$  must be of the same type and tolerance.

$$C_{DIV1} = \left(\frac{n+1}{n}\right) \times \frac{Q_{LOAD}}{\Delta V}, \ n \ge 1.0 \tag{1}$$

$$C_{DIV2} = n \times C_{DIV1}, n \ge 1.0 \tag{2}$$

where

<sup>•</sup> n is a real number greater than or equal to 1.0.



(4)

(6)

- C<sub>DIV1</sub> is the external capacitance from VDDH to VDDM.
- C<sub>DIV2</sub> is the external capacitance from VDDM to VSSS.
- Q<sub>LOAD</sub> is the total charge of the load from VDRV to VSSS.
- $\Delta V$  is the voltage drop on VDDH when switching the load.

#### Note

C<sub>DIV1</sub> and C<sub>DIV2</sub> represent absolute capacitances and components selected must be adjusted for tolerances and any derating necessary to achieve the required capacitances.

Larger values of  $\Delta V$  can be used in the application, but excessive droop can cause the VDDH undervoltage lockout falling threshold (V<sub>VDDH UVLO F</sub>) to be reached and cause VDRV to be asserted low. Note that as the series combination of C<sub>DIV1</sub> and C<sub>DIV2</sub> capacitances increases relative to Q<sub>LOAD</sub>, the VDDH supply voltage drop decreases, but the initial charging of the VDDH supply voltage during power up increases.

For this design, assuming n = 1 and  $\Delta V \cong 0.5$  V, then

$$C_{\text{DIV1}} = \left(\frac{1+1}{1}\right) \times \frac{100 \, nC}{0.5 \, V} = 400 \, nF \tag{3}$$

$$C_{\text{DIV2}} = 1 \times 400 \, \text{nF} = 400 \, nF \tag{4}$$

For this design,  $C_{DIV1} = C_{DIV2} = 470 \text{ nF}$  standard capacitor values were selected.

#### 9.2.2.4 R<sub>PXFR</sub> Selection

The selection of R<sub>PXFR</sub> allows for a tradeoff between power consumed and power delivered, as described in the Three-wire Mode section. For this design, one must choose an appropriate R<sub>PXFR</sub> selection that ensures enough power is transferred to support the amount of load being driven at the specified switching frequency.

During switching of the load, Q<sub>LOAD</sub> of charge on VDDH is transferred to the load and VDDH supply voltage droops. After each switching cycle, this charge must be replenished before the next switching cycle occurs. This action ensures that the charge residing on VDDH does not deplete over time due to subsequent switching cycles of the load. The time it takes to recover this charge,  $t_{BECOVER}$ , can be estimated as follows:

$$t_{RECOVER} = \frac{1}{f_{MAX}} \cong \frac{Q_{LOAD}}{I_{OUT}}$$
(5)

where

- Q<sub>LOAD</sub> is the load charge in Coulombs.
- I<sub>OUT</sub> is the average current available from VDDH supply in Amperes (A).
- f<sub>MAX</sub> is maximum switching frequency in Hertz (Hz).

For this design,  $Q_{LOAD}$  = 100 nC and  $f_{MAX}$  = 10 kHz are known, so  $I_{OUT}$  required can be estimated as

$$I_{OUT} \cong 100 \ nC \times 10 \ kHz = 1.0 \ mA$$

I<sub>OUT</sub> represents the minimum average current required to meet the design requirements. Using the TPSI3050-Q1 calculator tool, one can easily find the R<sub>PXFR</sub> necessary by referring to the I<sub>OUT</sub> or f<sub>MAX</sub> columns directly. Table 9-2 shows the results from the tool, assuming VDDP = 4.75 V, to account for the supply tolerance specified in the design requirements. The TPSI3050-Q1 Calculator tool can be found at *Design Calculator*.

Table	9-2.	Results	from the	• TPSI3050	Q1	Calculator	Tool.	T_ =	25°C.	Three-Wire	Mode
IUNIC	~ ~.	Results			<b>G</b> (1	ouloulutor	1001,	• A	<b>L</b> U U,		mouc

R <sub>PXFR</sub> , kΩ	Power Converter Duty Cycle, %	I <sub>VDDP</sub> , mA	P <sub>IN</sub> , mW	P <sub>IN</sub> , mW P <sub>OUT</sub> , mW		t <sub>START</sub> , μs	t <sub>RECOVER</sub> , μs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA	
7.32	13.3	3.81	17.7	5.8	0.55	N/A	N/A	N/A	N/A	
9.09	21.1	6.82	32.0	10.8	1.05	1944.3	93.13	10.74	0.15	
11	40.0	14.09	66.6	23.7	2.32	976.0	42.68	23.43	2.66	
12.7	53.3	19.22	90.9	32.5	3.19	754.1	31.11	32.14	4.38	



Table 9-2. Results from the TPSI3050	)-Q1 Calculator Tool, T <sub>A</sub> = 25°C,	Three-Wire Mode (continued)
--------------------------------------	--	-----------------------------

R <sub>PXFR</sub> , kΩ	Power Converter Duty Cycle, %	I <sub>VDDP</sub> , mA	P <sub>IN</sub> , mW	P <sub>OUT</sub> , mW	I <sub>OUT</sub> , mA	t <sub>START</sub> , μs	t <sub>RECOVER</sub> , µs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA
14.7	66.7	24.38	115.4	41.3	4.07	626.1	24.44	40.91	6.12
16.5	80.0	29.50	139.8	50.7	4.99	539.5	19.93	50.17	7.96
20	93.3	34.62	164.1	59.6	5.87	482.4	16.96	58.98	9.70

Table 9-3 summarizes the various output parameters of the calculator tool.

#### Table 9-3. TPSI3050-Q1 Calculator Tool Parameter Descriptions

Parameter	Description
R <sub>PXFR</sub>	External resistor setting that controls the amount of power transferred to the load by adjusting the duty cycle. Higher R <sub>PXFR</sub> settings lead to increased power transfer and power consumption.
Power Converter Duty Cycle	Nominal duty cycle of the power converter. Higher $R_{PXFR}$ settings leads to higher duty cycles of the power converter and higher power transfer.
I <sub>VDDP</sub>	Average current consumed from the VDDP supply
P <sub>IN</sub>	Average power consumed from the VDDP supply
P <sub>OUT</sub>	Average power delivered to the VDDH supply
I <sub>OUT</sub>	Average current delivered to the VDDH supply
t <sub>START</sub>	Start-up time from VDDP rising until VDDH supply rail is fully charged. This parameter assumes VDDH and VDDM supply rails are fully discharged initially.
t <sub>RECOVER</sub>	Represents the time for the VDDH rail to recover after switching the load present on VDRV
f <sub>MAX</sub>	Maximum switching frequency possible for a given R <sub>PXFR</sub> setting for the applied loading conditions
I <sub>AUX_MAX</sub>	Maximum auxiliary current available at current user input settings. There is an inverse relationship between $f_{MAX}$ and $I_{AUX\_MAX}.$

For this design example,  $R_{PXFR}$  must be configured to the 9.09-k $\Omega$  setting or higher to transfer enough power to support switching the specified load at the required 10-kHz frequency.

#### 9.2.2.5 C<sub>VDDP</sub> Capacitance

For two-wire mode, the recommended capacitance C<sub>VDDP</sub> from VDDP to VSSP is 220 nF.

For this design, three-wire mode is required to meet the design requirements. For three-wire mode, increasing the amount of capacitance,  $C_{VDDP}$ , improves the ripple on the VDDP supply. For this design, 1  $\mu$ F in parallel with 100 nF is used.

#### 9.2.2.6 Gate Driver Output Resistor

The optional external gate driver resistors, R<sub>GSRC</sub> and R<sub>GSNK</sub>, along with the diode are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- 2. Limit ringing caused by high voltage switching dv/dt, high current switching di/dt, and body-diode reverse recovery
- 3. Fine-tune gate drive strength for sourcing and sinking
- 4. Reduce electromagnetic interference (EMI)

The TPSI3050-Q1 has a pullup structure with a P-channel MOSFET with a peak source current of 1.5 A. Therefore, the peak source current can be predicted with:

$$I_{O+} \cong min\left(1.5 A, \frac{V_{VDDH}}{R_{DSON_VDRV} + R_{GSRC} + R_{GFET_INT}}\right)$$
(7)

where

- R<sub>GSRC</sub>: external turn-on resistance.
- R<sub>DSON\_VDRV</sub>: TPSI3050-Q1 driver on resistance in high state. See *Electrical Characteristics*.



- V<sub>VDDH</sub>: VDDH voltage. Assumed 10.2 V in this example.
- R<sub>GFET\_INT</sub>: external power transistor internal gate resistance, found in the power transistor data sheet. Assume 0 Ω for this example.
- I<sub>O+</sub>: peak source current. The minimum value between 1.5 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

For this example,  $R_{DSON VDRV} = 2.5\Omega$ ,  $R_{GSRC} = 8 \Omega$ , and  $R_{GFET INT} = 0 \Omega$  results in:

$$I_{O+} \cong \min\left(1.5 \, A, \frac{10.2 \, V}{2.5 \, \Omega + 8 \, \Omega + 0 \, \Omega}\right) = 0.97 \, A \tag{8}$$

Similarly, the TPSI3050-Q1 has a pulldown structure with an N-channel MOSFET with a peak sink current of 3.0 A. Therefore, assuming  $R_{GFET \ INT} = 0 \Omega$ , the peak sink current can be predicted with:

$$I_{O-} \cong min \left[ 3.0 \text{ A, } \left( V_{VDDH} \times \left( R_{GSRC} + R_{GSNK} \right) - R_{GSRC} \times V_F \right) \times \frac{1}{R_{GSRC} \times R_{GSNK} + R_{DSON\_VDRV} \times \left( R_{GSRC} + R_{GSNK} \right)} \right]$$
(9)

where

- R<sub>GSRC</sub>: external turn-on resistance.
- R<sub>GSNK</sub>: external turn-off resistance.
- R<sub>DSON\_VDRV</sub>: TPSI3050-Q1 driver on resistance in low state. See *Electrical Characteristics*.
- V<sub>VDDH</sub>: VDDH voltage. Assumed 10.2 V in this example.
- V<sub>F</sub>: diode forward voltage drop. Assumed 0.7 V in this example.
- I<sub>O-</sub>: peak sink current. The minimum value between 3.0 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

For this example, assuming R<sub>DSON VDRV</sub> = 1.7  $\Omega$ , R<sub>GSRC</sub> = 8  $\Omega$ , R<sub>GSNK</sub> = 4.5  $\Omega$ , and R<sub>GFET INT</sub> = 0  $\Omega$ , results in:

$$I_{0-} \cong min \left[ 3.0 \, A, (10.2 \, V \times (8 \, \Omega + 4.5 \, \Omega) - 3.5 \, \Omega \times 0.7 \, V) \times \frac{1}{8 \, \Omega \times 4.5 \, \Omega + 1.7 \, \Omega \times (8 \, \Omega + 4.5 \, \Omega)} \right] = 2.18 \, A \tag{10}$$

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends to minimize the gate driver loop.

#### 9.2.2.7 Start-up Time and Recovery Time

As described in the  $C_{DIV1}$ ,  $C_{DIV2}$  Capacitance section, the start-up time of the fully discharged VDDH rail depends on the amount of capacitance present on the VDDH supply. The rate at which this capacitance is charged depends on the amount of power transferred from the primary side to the secondary side. The amount of power transferred can be adjusted by choosing  $R_{PXFR}$ . Increasing the resistor settings for  $R_{PXFR}$  transfers more power from the primary supply (VDDP) to the secondary supply (VDDH), thereby reducing the overall start-up and recovery times.

#### 9.2.2.8 Supplying Auxiliary Current, IAUX From VDDM

The TPSI3050-Q1 is capable of providing power from VDDM to support external auxiliary circuitry as shown in Figure 9-3. In this case, the required transfer power must include the additional power consumed by the auxiliary circuitry on the VDDM rail. The R<sub>PXFR</sub> value must be set to meet the overall power requirements.



Figure 9-3. Supplying Auxiliary Power From VDDM

As an example, assume that the auxiliary circuitry requires an average current of 4 mA. Table 9-4 summarizes the results from the TPSI3050-Q1 calculator tool. The Calculator tool can be found at *Design Calculator*.

R <sub>PXFR</sub> , kΩ	Power Converter Duty Cycle, %	I <sub>VDDP</sub> , mA	P <sub>IN</sub> , mW	P <sub>OUT</sub> , mW	I <sub>OUT</sub> , mA	t <sub>START</sub> , μs	t <sub>RECOVER</sub> , µs	f <sub>EN_MAX</sub> , kHz	I <sub>AUX_MAX</sub> , mA
7.32	13.3	3.81	17.7	5.8	0.58	N/A	N/A	N/A	N/A
9.09	21.1	6.82	32.0	10.8	1.07	N/A	N/A	N/A	N/A
11	40.0	14.09	66.6	23.7	2.34	N/A	N/A	N/A	N/A
12.7	53.3	19.22	90.9	32.5	3.21	1933.2	83.74	11.94	4.38
14.7	66.7	24.38	115.4	41.3	4.09	1180.9	48.28	20.71	6.12
16.5	80.0	29.50	139.8	50.7	5.02	864.6	33.36	29.97	7.96
20	93.3	34.62	164.1	59.6	5.90	704.0	2579	38.78	9.70

#### Table 9-4. Results from the TPSI3050-Q1 Calculator Tool, T<sub>A</sub> = 25°C, Three-Wire Mode with I<sub>AUX</sub> = 4 mA

Based on the results in Table 9-4, several observations can be made:

- With  $R_{PXFR} = 7.32 \text{ k}\Omega$ ,  $R_{PXFR} = 9.09 \text{ k}\Omega$ , and  $R_{PXFR} = 11 \text{ k}\Omega$ , insufficient power is available to meet the application power needs specified in the design requirements in Table 9-1.
- With  $R_{PXFR}$  = 12.7 k $\Omega$  and higher, sufficient power is transferred to meet the specified design requirements.
- For a given R<sub>PXFR</sub>, because a significant amount of the transferred power is being provided to the auxiliary circuitry, t<sub>START</sub> is longer, and f<sub>MAX</sub> reduced when compared to the results shown in Table 9-2 with I<sub>AUX</sub> = 0 mA.

#### 9.2.2.9 VDDM Ripple Voltage

Note that when supplying power from VDDM, that is when  $I_{AUX} > 0$  mA, additional voltage ripple is present on the VDDM rail. For a given  $R_{PXFR}$  setting, this ripple can be reduced by applying additional capacitance from VDDM to VSSS. For this design example, the ripple on VDDM, VDDM<sub>ripple</sub>, computed in the calculator tool is 75 mV.

It is possible to reduce the VDDM<sub>ripple</sub> with the addition of capacitance while still maintaining the original VDDH<sub>droop</sub> = 0.5 V. For example, applying  $C_{DIV1}$  = 330 nF and  $C_{DIV2}$  = 680 nF in the calculator tool, reduces VDDM<sub>ripple</sub> to 52 mV, while still maintaining VDDH<sub>droop</sub> < 0.5 V. Of course, this additional capacitance leads to increased t<sub>START</sub> times.



#### 9.2.3 Application Curves





#### 9.2.3 Application Curves (continued)



#### 9.2.4 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 9-12 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 9-13 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000  $V_{RMS}$  with a lifetime of 1184 years.



Figure 9-12. Test Setup for Insulation Lifetime Measurement



Figure 9-13. Insulation Lifetime Projection Data

## 9.3 Power Supply Recommendations

In three-wire mode, to help ensure a reliable supply voltage, TI recommends that the  $C_{VDDP}$  capacitance from VDDP to VSSP consists of a 0.1- $\mu$ F bypass capacitor for high frequency decoupling in parallel with a 1  $\mu$ F for low frequency decoupling.

In two-wire mode, TI recommends that the  $C_{VDDP}$  capacitance placed from VDDP to VSSP consists of a 220-nF capacitor connected close to the device between the VDDP and VSSP pins. The recommended absolute capacitance must be 220 nF, so if derating is required, a higher component value can be needed.

Low-ESR and low-ESL capacitors must be connected close to the device between the VDDP and VSSP pins.

# 9.4 Layout

## 9.4.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the TPSI3050-Q1. Some key guidelines are:

- Component placement:
  - Place the driver as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
  - Connect low-ESR and low-ESL capacitors close to the device between the VDDH and VDDM pins and the VDDM and VSSS pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - Connect low-ESR and low-ESL capacitors close to the device between the VDDP and VSSP pins.
  - Minimize parasitic capacitances on the R<sub>PXFR</sub> pin.
- Grounding considerations:
  - Limit the high peak currents that charge and discharge the transistor gates to a minimal physical area.
     This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors.
     Place the gate driver as close as possible to the transistors.



- Connect the driver VSSS to the Kelvin connection of MOSFET source or IGBT emitter. If the power device does not have a split Kelvin source or emitter, connect the VSSS pin as close as possible to the source or emitter terminal of the power device package to separate the gate loop from the high power switching loop.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. TI recommends a PCB cutout or groove to prevent contamination that can compromise the isolation performance.
- Thermal considerations:
  - Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ<sub>JB</sub>).
  - If the system has multiple layers, TI also recommends connecting the VDDH and VSSS pins to internal ground or power planes through multiple vias of adequate size. These vias must be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.

### 9.4.2 Layout Example

Figure 9-14 shows a PCB layout example with the signals and key components labeled.



Figure 9-14. 3-D PCB View

Figure 9-15 and Figure 9-16 show the top and bottom layer traces and copper.



Figure 9-15. Top Layer





Figure 9-16. Bottom Layer



# 10 Device and Documentation Support

## 10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY							
TPSI3050-Q1	Click here	Click here	Click here	Click here	Click here							
TPSI3050S-Q1	Click here	Click here	Click here	Click here	Click here							

#### Table 10-1. Related Links

## **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSI3050QDWZRQ1	ACTIVE	SO-MOD	DWZ	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050Q1	Samples
TPSI3050SQDWZRQ1	ACTIVE	SO-MOD	DWZ	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	I3050SQ1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF TPSI3050-Q1 :

Catalog : TPSI3050

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSI3050QDWZRQ1	SO-MOD	DWZ	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
TPSI3050SQDWZRQ1	SO-MOD	DWZ	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSI3050QDWZRQ1	SO-MOD	DWZ	8	1000	350.0	350.0	43.0
TPSI3050SQDWZRQ1	SO-MOD	DWZ	8	1000	350.0	350.0	43.0

# DWZ0008A

# **PACKAGE OUTLINE**

# SOIC - 2.8 mm max height

SMALL OUTLINE PACKAGE



- NOTES:
- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013



# DWZ0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.8 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DWZ0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.8 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated