Multi−Feature, Synchronous plus Auxiliary PWM Controller

The CS5106 is a fixed frequency, current mode controller with one single NFET driver and one dual FET, synchronous driver. The synchronous driver allows for increased efficiency of the main isolated power stage and the single driver allows the designer to develop auxiliary supplies for controller power as well as secondary side house keeping. In addition, because the synchronous drivers have programmable FET non−overlap, the CS5106 is an ideal controller for soft−switched converter topologies.

The CS5106 is specifically designed for isolated topologies where speed, flexibility, reduced size and reduced component count are requirements. The controller contains the following features: Undervoltage Shutdown, Overvoltage Shutdown, Programmable Frequency, Programmable Synchronous Non−Overlap Time, Master/Slave Clocking with Frequency Range Detection, Enable, Output Undervoltage Protection with Timer, 20 mA 5.0 V Output, 80 ns PWM propagation delay, and Controlled Hiccup Mode.

The CS5106 has junction temperature and supply ranges of −40°C to 125°C and 9.0 V to 16 V respectively and is available in the 24 lead SSOP package.

Features

- Programmable Fixed Frequency
- Programmable FET Non−Overlap
- Enable Lead
- 12 V Fixed Auxiliary Supply Control
- Under and Overvoltage Shutdown
- Output Undervoltage Protection with Timer
- Master/Slave Clock Sync Capability
- Sync Frequency Range Detection
- 80 ns PWM Propagation Delay
- 20 mA 5.0 V Reference Output
- Small 24 Lead SSOP Package
- Controlled Hiccup Mode

ON Semiconductor™

http://onsemi.com

PIN CONNECTIONS AND MARKING DIAGRAM

ORDERING INFORMATION

Figure 1. Application Diagram, 48 V to 3.3 V Forward Converter with Synchronous Rectifiers

ABSOLUTE MAXIMUM RATINGS*

1. 60 second maximum above 183°C.

*The maximum package power dissipation must be observed.

ABSOLUTE MAXIMUM RATINGS

2. Current out of V_{CC} is not limited. Care should be taken to prevent shorting V_{CC} to Ground.

 $\bf{ELECTRICAL CHARACTERISTICS}$ $(T_J$ = −40°C to 125°C, V_{SS} = 9.0 to 16 V, V_{5REF ILOAD} = 2.0 mA, SYNC_{OUT} Free Running, unless otherwise specified. For All Specs: UVSD = 6.0 V, OVSD = 0 V, ENABLE = 0 V, I $_{\sf LIN(1,2)}$ = 0, V $_{\sf FB(1,2)}$ = 3.0 V, R $_{\sf FADJ}$ = $R_{DLYSET} = 27.4 k\Omega$.)

ELECTRICAL CHARACTERISTICS (continued) (T_J = −40°C to 125°C, V_{SS} = 9.0 to 16 V, V_{5REF} I_{LOAD} = 2.0 mA, SYNC_{OUT} Free Running, unless otherwise specified. For All Specs: UVSD = 6.0 V, OVSD = 0 V, ENABLE = 0 V, I $_{\sf LIN(1,2)}$ = 0, V $_{\sf FB(1,2)}$ = 3.0 V, R $_{\sf FADJ}$ = $R_{\text{DL} \text{VSET}} = 27.4 \text{ k}\Omega.$)

Characteristic	Test Conditions	Min	Typ	Max	Unit			
Bias Supply Error Amplifier								
Output Low Voltage	V _{SS} > 12.6 V. Measure OAOUT voltage when sinking 1.0 mA.		43	85	mV			
Output High Voltage	V_{SS} < 11.4 V. Measure OAOUT voltage when sourcing 150 µA.	4.55	4.75		\vee			
Output High Source Current	V _{SS} < 11.4 V. Measure OAOUT source current when $OAOUT = 0.5 V$	150	225	300	μA			
Output Low Sink Current	V_{SS} > 12.6 V. Measure OAOUT sink current when $OAOUT = 2.5 V$.	3.0	20	50	mA			
V _{SS} Set Point	Adjust V _{SS} until OAOUT goes low.	11.6	12.25	12.8	V			
Large Signal Gain	(GBD)	15			V/mV			
Unity Gain Bandwidth	(GBD)		1.0		MHz			
Common Mode Input Range	(GBD)	1.0		2.0	V			
V _{SS} Voltage								
V _{SS} Reset Voltage	Toggle ENABLE between GND & V _{CC} , then adjust V _{SS} from 2.0 V-0.8 V until OAOUT goes high.	1.0 ₂		1.8	\vee			
Undervoltage Lockout								
UVSD Turn-On Threshold Voltage	Adjust UVSD from 4.7 V-5.3 V until GATE1,2 goes high.	4.8	5.0	5.1	V			
UVSD Turn-Off Threshold Voltage	Adjust UVSD from 5.1 V-4.3 V until GATE1,2 goes low.	4.45	4.7	4.95	\vee			
Hysteresis	Turn-on - Turn-off	0.2	0.27	0.4	\vee			
UVSD Input Bias Current	Set UVSD = 0 V. Measure Current out of UVSD lead.		0.2	0.5	μA			
Overvoltage Lockout								
OVSD Threshold Voltage	Adjust OVSD from 4.7 V-5.3 V until GATE1,2 goes low.	4.85	5.0	5.15	\vee			
OVSD Input Bias Current	Set OVSD = 0 V. Measure Current out of OVSD lead.	L,	0.2	0.5	μA			
ENABLE & PROGRAM								
ENABLE Lead Output Current	Measure current out of ENABLE when $ENABLE = 0 V$	100	266	500	μA			
PROGRAM Lead Output Current	Measure current out of PROGRAM when $PROGRAM = 0 V$	20	60	100	μA			
PROGRAM Threshold Voltage	ENABLE = GND. Adjust PROGRAM from 1.0 V-1.8 V until GATE1,2 goes high.	1.2	1.4	1.6	V			
ENABLE Threshold Voltage	PROGRAM = GND. Adjust ENABLE from 1.0 V-1.8 V until GATE1,2 goes high.	1.2	1.4	1.6	\vee			

ELECTRICAL CHARACTERISTICS (continued) (T_J = −40°C to 125°C, V_{SS} = 9.0 to 16 V, V_{5REF} I_{LOAD} = 2.0 mA, SYNC_{OUT} Free Running, unless otherwise specified. For All Specs: UVSD = 6.0 V, OVSD = 0 V, ENABLE = 0 V, I $_{\sf LIN(1,2)}$ = 0, V $_{\sf FB(1,2)}$ = 3.0 V, R $_{\sf FADJ}$ = $R_{\text{DL} \text{VSET}} = 27.4 \text{ k}\Omega.$)

Characteristic	Test Conditions	Min	Typ	Max	Unit			
V_{SS} = 12 V. V_{CC} = V_{SS} – V_{DON} Gate1, 2, 2B, Output Voltages								
GATE1 Low State	PROGRAM = 0 V. Measure GATE1 voltage when sinking 1.0 mA.	\equiv	0.15	0.8	V			
GATE2 Low State	PROGRAM = 0 V. Measure GATE2 voltage when sinking 1.0 mA.		0.18	0.8	V			
GATE2B Low State	PROGRAM = 0 V. Measure GATE2B voltage when sinking 1.0 mA.		0.18	0.8	V			
GATE2B High State	Measure V_{CC} – GATE2B voltage when sourcing $1.0mA$.		1.65	2.0	V			
GATE2 High State	Measure V_{CC} - GATE2 voltage when sourcing $1.0mA$.		1.65	2.0	V			
GATE1 High State	Measure V_{CC} – GATE1 voltage when sourcing 1.0 mA.		1.65	2.0	V			
Propagation Delays								
I _{LIM1} Delay to Output GATE1	Measure delay from I _{LIM1} going high to GATE1 going low.		80	120	ns			
I _{LIM2} Delay to Output GATE2	Measure delay from ILIM ₂ going high to GATE2 going low.		80 ₁	100	ns			
RAMP1 Delay to Output GATE1	Measure delay from RAMP1 going high to GATE1 going low.		80	115	ns			
RAMP2 Delay to Output GATE2	Measure delay from RAMP2 going high to GATE2 going low.		80	100	ns			
GATE2, 2B Non-Overlap Delay								
GATE2 Turn-on Delay from GATE2B	Measure delay from GATE2B going low @ 1.7 V to GATE2 going high $@1.7V$.	20	45	70	ns			
GATE2B Turn-on Delay from GATE ₂	Measure delay from GATE2 going low @ 1.7 V to GATE2B going high @ 1.7 V.	20	45	70	ns			
GATE1, 2, 2B Rise & Fall Times V_{SS} = 12 V, V_{CC} = V_{SS} - V_{DON}								
GATE1 Rise Time	Measure GATE1 Rise Time from 90% to 10%. $C_{\text{LOAD}} = 150 \text{ pF}$.		50	80	ns			
GATE1 Fall Time	Measure GATE1 Fall Time from 10% to 90%. $C_{\text{LOAD}} = 150 \text{ pF}.$		30	60	ns			
GATE2 Rise Time	Measure GATE2 Rise Time from 90% to 10%. C_{LOAD} = 50 pF.		50	80	ns			
GATE2 Fall Time	Measure GATE2 Fall Time from 10% to 90%. C_{LOAD} = 50 pF.		15	30	ns			
GATE2B Rise Time	Measure GATE2B Rise Time from 90% to 10%. $C1$ $_{\text{OAD}}$ = 50 pF.	$\frac{1}{2}$	50	80	ns			
GATE2B Fall Time	Measure GATE2B Rise Time from 10% to 90%. C_{LOAD} = 50 pF.		15	30	ns			

PACKAGE PIN DESCRIPTION

 \bar{a}

THEORY OF APPLICATION

THEORY OF OPERATION

Powering the IC

The IC has one supply, V_{CC} , and one Ground lead. If V_{SS} is used for a bootstrapped supply the diode between V_{SS} and V_{CC} is forward biased, and the IC will derive its power from V_{SS} . The internal logic monitors the supply voltage, V_{CC} . During abnormal operating conditions, all GATE drivers are held in a low state. The CS5106 requires 1.5 mA nominal of startup current.

Startup

Assume the part is enabled and there are no over voltage or under voltage faults present. Also, assume that all auxiliary and main regulated output voltages start at 0 V. An 8.0 V, Zener referenced supply is typically applied to V_{CC} . When V_{CC} exceeds 7.5 V, the 5.0 V reference is enabled and the OSC begins switching. If the V_{5REF} lead is not excessively loaded such that V_{SREF} < 4.5 V nominal, 'VREFOK' goes 'high' and 'RUN1' will go 'high', releasing GATE1 from its low state. After GATE1 is released, it begins switching according to conditions set by the auxiliary control loop and the auxiliary supply, V_{SS} begins to rise. When $V_{SS} > V_{CC} + V(D1)$, P1 turns on and 'RUN2' goes 'high', releasing GATE2 and GATE2B from their low state. GATE2 and GATE2B begin switching according to conditions set by the main control loop and the main regulated output begins to rise. See startup waveforms in Figure 3.

Soft Start

Soft Start for the auxiliary power supply is accomplished by placing a capacitor between OAOUT and Ground. The error amplifier has 200 μA of nominal of source current and is ideal for setting up a Soft Start condition for the auxiliary regulator. Care should be taken to make sure that the Soft Start timing requirements are not in conflict with any transient load requirements for the auxiliary supply as large capacitors on OAOUT will slow down the loop response. Also, the Soft Start capacitor must be chosen such that during start or restart, both outputs will come into regulation before the OUVDELAY timer trips. Soft Start for the main supply is accomplished by charging Soft Start capacitor C6 through D5 and R7 at start up. After the main supply has come into regulation C6 continues to charge and is disconnected from the feedback loop by D8.

Voltage and Current Ramp PWM Comparator Inputs (VFB1,2 and RAMP1,2 leads)

C10 and C11 are the PWM comparators for the auxiliary and main supplies. The feedback voltage (V_{FB}) is divided by three and compared with a linear, voltage representation of the current in the primary side of the transformer (RAMP). When the output of the feedback comparator goes 'high', a reset signal is sent to the PWM flip−flop and the GATE driver is driven 'low'. A 130 mV offset on the RAMP leads allows the drivers to go to 0% duty cycle in the presence of light loads.

Feedback Voltage for GATE1 Driver (VFB1)

Typically the output of the auxiliary error amplifier (A1) is tied to V_{FB1} . The V_{SS} output is programmed to 12 V by a 10:1 resistive divider on the negative input of the error amplifier and a fixed 1.2 V reference on the positive input of the error amplifier.

Pulse by Pulse Over Current Protection and Hiccup Mode (ILIM1,2 leads)

C12 and C13 are the pulse by pulse current limit comparators for the auxiliary and main supplies. When the current in the primary side of the transformer increases such that the voltage across the current sense resistor exceeds 1.2 V nominal, the output of the current limit comparator goes

ëhighí and a reset signal is sent to the PWM flip−flop and the GATE driver is driven 'low'.

C16 and C17 are the second threshold, pulse by pulse current limit comparators for the auxiliary and main supplies. If the current in the primary side of the transformer increases so quickly that the current sense voltage is not limited by C12 or C13 and the voltage across the current sense resistor exceeds 1.4 V, the second threshold comparator will trip a delay circuit and force the GATE driver stage to go low and stay low for the next two clock cycles.

Undervoltage and Overvoltage Thresholds

C5 and C8 are the undervoltage and overvoltage detection comparators. Typically, these inputs are tied across the middle resistor in a three resistor divider with the top resistor to V_{IN} and bottom resistor to Ground. The under voltage comparator has 200 mV of built in hysteresis with respect to a direct input on the UVSD lead. The under voltage comparator has its positive input referenced to 5.0 V while the over voltage comparator has its negative input referenced to 5.0 V. The output of both comparators are ORed at (G4) with the over current and enable inputs. The output of G4 feeds the input to the fault latch (F2).

PROGRAM and ENABLE Leads

The PROGRAM lead controls the polarity of the ENABLE lead. If the PROGRAM lead is 'high' or floating, the GATE outputs will go low if the ENABLE input is tied 'high' or floating. If the PROGRAM lead is tied low, the GATE outputs will go low if the ENABLE input is tied 'low'. If the part is then enabled after switching the outputs low, the part will restart according to the procedure outlined in the "Startup" section.

FAULT Logic

If a V_{REF}, UVSD or OVSD fault occurs at any time, G4 resets the fault latch (F2). RUN1 goes low and all gate drivers cease switching and return to their 'low' state. When RUN1 goes low, the output of the auxiliary op−amp (A1) discharges the Soft Start capacitor and holds it low while RUN1 is low. If the fault condition is removed before the OUVDELAY timer is tripped, the IC will restart the power supplies when V_{SS} < 1.4 V. If the OUVDELAY timer trips, the power supply must be restarted as explained in the following section.

Output Undervoltage Delay Timer for the Main and Auxiliary Regulated Outputs

C7 and C4 are the output under voltage monitor comparators for the auxiliary and main supplies. If a regulated output drops such that its associated V_{FB} voltage exceeds 4.1 V, the output undervoltage monitor comparator goes 'high' and the OUVDELAY capacitor begins charging from 0 V. A timing relation is set up by a 10 μA nominal current source, the OUVDELAY capacitor and a 5.0 V fault threshold at the input of C2 (see Figure 4). If any regulated output drops and stays low for the entire charge time of the OUVDELAY capacitor, a fault is triggered and all GATE drivers will go into a low state.

Once this fault is triggered, the IC will restart the power supplies only if the OUVDELAY fault is reset and ENABLE or UVSD is toggled while V_{SS} < 1.4 V. To reset the OUVDELAY fault, both the V_{FB} inputs must be less than 4.1 V. In the application circuit shown, V_{FB1} is brought low by OAOUT when RUN1 stops the oscillators. V_{FB2} is brought low when VAUXP bleeds down and the VFB2 opto−isolator is no longer powered.

FADJ and DLYSET Leads

Amplifier A2 and transistor N3 create a current source follower whose output is FADJ. An external resistor from FADJ to ground completes the loop. The voltage across the resistor is set by a buffered, trimmed, precision reference. In this fashion, an accurate current is created which is used to charge and discharge an internal capacitor thereby creating an oscillator with a tight frequency tolerance. For FADJ resistor value selection, see Figure 5. Transistor N2 is in parallel with N3 and is used to created an independent current across the resistor from DLYSET to ground. This current is used to program the GATE non−overlap delay blocks in the main PWM drivers. For DLYSET resistor value selection, see Figure [6](#page-12-0).

Figure 5. SYNCOUT Frequency vs. FADJ Resistors

Oscillator

The oscillator generates two clock signals which are 180 degrees out of phase with respect to time. One clock signal feeds the main driver and the other feeds the auxiliary driver. Because the drivers are never turned on at the same time, ground noise and supply noise is minimized. The clock signals are actually 100 ns pulse spikes. These spikes create a narrow driver turn−on window. This narrow window prevents the driver from spurious turn on in the middle of a clock cycle. The oscillator can be synchronized by an external clock (slave) or drive the clocks of other controllers (master). See Figure 7 for the relationship between SYNC, CLK, and GATE waveforms.

Figure 7. SYNC, GATE and CLOCK Waveforms

SYNCIN and SYNCOUT Leads

Multiple supplies can be synchronized to one supply by using the SYNC leads. The $SYNC_{IN}$ and $SYNC_{OUT}$ pulses are always 180 degrees out of phase. The $SYNC_{IN}$ input is always in phase with the clock signal for the main driver and the SYNC_{OUT} output is always in phase with the clock signal for the auxiliary driver. If the IC is being used as a slave, the incoming frequency must be within +10%, −20% of the programmed frequency set by its own FADJ resistor. If the frequency on the $SYNC_{IN}$ lead is outside the internal frequency by +25%, $-35%$, the SYNC_{IN} input will be ignored. If the SYNC signal stops while the power supplies are in synchronized operation, the synchronized supplies will stop and restart free running. If the $SYNC_{IN}$ signal drifts out of frequency specification while the power supplies are in synchronized operation, the synchronized supplies will begin to free run without restarting.

Slope Compensation

DC−DC converters with current mode control require slope compensation to avoid instability at duty cycles greater than 50%. A slope is added to the current sense waveform (or subtracted from the voltage waveform) that is equal to a percentage (75% typical) of the down slope of the inductor current. In the application diagram shown, the bootstrap (flyback) transformer inductance can be chosen so that the duty cycle never exceeds 50% and therefore does not require slope compensation. The buck indicator in the forward converter would typically be chosen to work in continuous conduction mode with a maximum duty cycle of 50−60% and would require slope compensation. Slope compensation is accomplished as follows: R9 and C9 form a ramp waveform rising each time GATE 2 turns on. C9 is discharged through D3 to the same level each cycle regardless of duty cycle. R10 and R11 are chosen to control the amount of slope compensation. C10 provides filtering for noise and turn−on spikes. To calculate the required slope compensation, calculate the buck indicator down current and the corresponding voltage slope at the current sense resistor − R12.

The buck inductor down slope is:

$$
Inductor_Slope = \frac{VOUT + VQS}{L1(\mu H)} \left(\frac{A}{\mu S}\right)
$$

The equivalent down slope at the current sense resistor for this application circuit is:

Slope @ R12 = Inductor_Slope ×
$$
\frac{\text{NST2}}{\text{NPT2}} \times \frac{\text{NPT3}}{\text{NST3}} \times \text{R12} \left(\frac{\text{V}}{\text{\mu s}}\right)
$$

After choosing R9 and C9 to generate a ramp with a time constant of about 5 times the oscillator period, R10 and R11 can be chosen for the voltage at RAMP2 to be 1.75 of the voltage across R12.

Synchronous Rectification

Synchronous rectification was chosen to reduce losses in the forward converter. Improvements in efficiency will be most significant in low voltage, medium and high current converters where improvement in conduction loss offsets any added losses for gate drive.

In the application circuit Q4 is turned on and off by the forward transformer. Q5 is turned on and off through pulse transformer T4 and the gate driver formed by Q6 and Q7. Because Q4 and Q5 are driven through different types of components, differences in propagation delay must be considered. The DLYSET resistor should be chosen to avoid shoot−through or excessive off time.

Gate Drive Capability

All GATE drive outputs have nominal peak currents of 0.5A. See Figures [8](#page-13-0) and [9](#page-13-0) for typical rise and fall times.

Figure 8. Typical GATE2, 2B Switching Times

50 200 500 1000 1500 2000 Rise Time Fall Time Time (ns) 0 10 20 30 40 50 60 70

Figure 9. Typical GATE1 Switching Times

Design Considerations

The circuit board should utilize high frequency layout techniques to avoid pulse width jitter and false triggering of high impedance inputs. Ground plane(s) should be employed. Signal grounds and power grounds should be run separately. Portions of the circuit with high slew rates or current pulses should be segregated from sensitive areas. Shields and decoupling capacitors should be used as required.

Special care should be taken to prevent coupling between the SYNC leads and the surrounding leads. Depending on the circuit board layout and component values, decoupling capacitors or reduction in resistor values might be required to reduce noise pick−up on the FADJ and DLYSET resistors. Decoupling capacitors or active pull−up/down might be required to prevent false triggering of the ENABLE and PROGRAM leads.

PACKAGE DIMENSIONS

SSOP−24 SW SUFFIX CASE 940D−03 ISSUE D

NOTES:
1.

.
DIMENSIONING AND TOLERANCING PER ANSI Y_{14.5}M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.

INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR

PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL

CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

PACKAGE THERMAL DATA

ON Semiconductor and ^[BK] are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative