



# High-Speed CMOS QuickSwitch® 8-Bit Bus Switches

QS3244  
QS32244

## FEATURES/BENEFITS


- $5\Omega$  switches connect inputs to outputs
- Pin compatible to the 74F244, 74FCT244, and 74FCT244T
- Low power CMOS proprietary technology
- Zero propagation delay
- Zero added signal skew
- Zero ground bounce
- Available in 20-pin DIP, SOIC (SO), & QSOP

## DESCRIPTION

The QS3244 and QS32244 provide a set of eight high-speed CMOS TTL-compatible bus switches in a pinout compatible with 74FCT244, 74F244, 74ALS/AS/LS244 8-bit drivers. The low ON resistance ( $5\Omega$ ) of the 3244 allows inputs to be connected outputs without adding propagation delay and without generating additional ground bounce noise. The two enable ( $\overline{nG}$ ) signals turn the switches on similar to the  $nG$  signals of the 74'244. The QS32244 device includes  $25\Omega$  series termination resistors.

4

## FUNCTIONAL BLOCK DIAGRAM



**PIN DESCRIPTION**

Name	Description
$\overline{1G}/\overline{2G}$	Output Enable
An	Data I/Os
Yn	DATA I/Os

**PIN CONFIGURATION  
(All Pins Top View)**

PDIP, SOIC (SO), QSOP

1G	1	20	VCC
1A1	2	19	$\overline{2G}$
2Y4	3	18	1Y1
1A2	4	17	2A4
2Y3	5	16	1Y2
1A3	6	15	2A3
2Y2	7	14	1Y3
1A4	8	13	2A2
2Y1	9	12	1Y4
GND	10	11	2A1

**FUNCTION TABLE**

$\overline{1G}$	$\overline{2G}$	1A, 1Y I/Os	2A, 2Y I/Os
H	H	Disconnected	Disconnected
L	H	$1An = 1Yn$	Disconnected
H	L	Disconnected	$2An = 2Yn$
L	L	$1An=1Yn$	$2An=2Yn$

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground .....	-0.5V to +7.0V
DC Switch Voltage Vs .....	-0.5V to +7.0V
DC Input Voltage Vin .....	-0.5V to +7.0V
AC Input Voltage (for a pulse width $\leq$ 20 ns) .....	-3.0V
DC Output Current Max. Sink Current/Pin .....	120 mA
Maximum Power Dissipation .....	0.5 watts
Tstg Storage Temperature .....	-65° to +150°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSL devices that result in functional or reliability type failures.

**CAPACITANCE**

TA = 25°C, f = 1 MHz, VIN = 0V, VOUT = 0V

Pins	SOIC	QSOP	PDIP	Unit
Control Pins	3	3	4	pF
QuickSwitch Channels	8	8	8	pF

**Note:** Capacitance is characterized but not tested and are typical values.


**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**Commercial:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{cc} = 5.0\text{V} \pm 5\%$ 

Symbol	Parameter	Test Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2.0	—	—	V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	—	—	0.8	V
$ I_{IN} $	Input Leakage Current <sup>(2)</sup>	$0 \leq V_{IN} \leq V_{cc}$	—	—	5	$\mu\text{A}$
$ I_{OZ} $	Off-State Current (Hi-Z)	$0 \leq A, Y \leq V_{cc}$	—	—	5	$\mu\text{A}$
$R_{ON}$	Switch ON Resistance <sup>(3,4)</sup>	$V_{cc} = \text{Min.}, V_{IN} = 0.0\text{V}$ $I_{on} = 30\text{ mA}$	3244 32244	— 20	5 28	$\Omega$ 40
$R_{ON}$	Switch ON Resistance <sup>(3,4)</sup>	$V_{cc} = \text{Min.}, V_{IN} = 2.4\text{V}$ $I_{on} = 15\text{ mA}$	3244 32244	— 20	10 35	$\Omega$ 48

4

**Notes:**

1. Typical values indicate  $V_{cc} = 5.0\text{V}$  and  $T_A = 25^\circ\text{C}$ .
2. During input/output leakage, testing all pins are at a HIGH or LOW state, and the  $\bar{G}$  controls are HIGH.
3. Measured by voltage drop between A and Y pin at indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A,Y) pins.
4.  $R_{ON}$  guaranteed but not tested.

**Typical ON Resistance vs  $V_{IN}$  at 4.75  $V_{cc}$  (QS3244 Only)**

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Max	Unit
I <sub>CCQ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub> , f = 0	2.5	mA
ΔI <sub>CC</sub>	Power Supply Current <sup>(2)</sup> per Input HIGH	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3.4V, f = 0 per Control Input	3.5	mA
Q <sub>CCD</sub>	Dynamic Power Supply Current per MHz <sup>(3)</sup>	V <sub>CC</sub> = Max., A and Y Pins Open, Controls Inputs Toggling @ 50% Duty Cycle	0.25	mA/MHz

**Notes:**

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Per TTL driven input (V<sub>IN</sub> = 3.4V, control inputs only). A and Y pins do not contribute to I<sub>CC</sub>.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed by design, but not tested.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**Commercial: TA = 0°C to 70°C, V<sub>CC</sub> = 5.0V ± 5%C<sub>LOAD</sub> = 50 pF, R<sub>LOAD</sub> = 500Ω unless otherwise noted.

Symbol	Description	QS3244			QS32244			Unit
		Min	Typ	Max	Min	Typ	Max	
t <sub>PPLH</sub>	Data Propagation Delay <sup>(2,3)</sup> An to Yn	—	—	0.25	—	—	2.0	ns
t <sub>TPZL</sub>	Switch Turn-on Delay <sup>(1)</sup> 1G, 2G to Yn	0.5	—	5.6	0.5	—	5.6	ns
t <sub>TPLZ</sub>	Switch Turn-off Delay <sup>(1,2)</sup> 1G, 2G to Yn	0.5	—	5.2	0.5	—	5.2	ns
Q <sub>CI</sub>	Charge Injection, Typical <sup>(4,5)</sup>	—	1.5	—	—	1.5	—	pC

**Notes:**

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.
2. This parameter is guaranteed by design but not tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Measured at switch turn off, A to Y, C<sub>LOAD</sub> = 50 pF in parallel with 10 mΩ scope probe, V<sub>IN</sub> at I = 0.0V.
5. Characterized parameter but not tested.