RTQ2104-QA

36V_{IN}, 3A, High Efficiency, 2.1MHz, Synchronous Step-Down Converter with Low Quiescent Current

General Description

The RTQ2104 is a 3A, high-efficiency, current mode synchronous step-down converter which is optimized for automotive applications. The device operates with input voltages from 3V to 36V and is protected from load dump transients up to 42V, eases input surge protection design. The device can program the output voltage between 0.8V to V_{IN}. The low quiescent current design with the integrated low $R_{DS(ON)}$ power MOSFETs achieves high efficiency over the wide load range. The peak current mode control with simple internal compensation allows the use of small inductors and results in fast transient response and good loop stability.

The ultra-low minimum on-time enable constant-frequency operation even at very high step down ratios. The build-in spread-spectrum frequency modulation further helping systems designers with better EMC management.

The RTQ2104 provides complete protection functions such as input under voltage lockout, output under voltage protection, over current protection, and thermal shutdown. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. The RTQ2104 is available in SOP-8 (Exposed Pad) package.


Applications

- Automotive Systems
- Car Camera Module and Car Cockpit Systems
- Connected Car Systems
- Point of Load Regulator in Distributed Power Systems
- Digital Set Top Boxes
- Broadband Communications

Features

- AEC-Q100 Grade 1 Qualified
- Wide Input Voltage Range
 - + 4V to 36V
- → 3V to 36V (Soft-start is finished)
- Wide Output Voltage Range : 0.8V to $V_{\ensuremath{\mathsf{IN}}}$
- Maximum Output Current : 3A
- Peak Current Mode Control
- Integrated $80m\Omega$ Switch and $80m\Omega$ Synchronous Rectifier
- Low Quiescent Current : 40μA
- Fast 60ns Minimum Switch On-Time
- Ultra-Short 65ns Minimum Switch Off-Time
- Fixed Switching Frequency : 2.1MHz
- PSM/FPWM at Light Load by Part Number Option
- Built-In Spread-Spectrum Frequency Modulation for Low EMI
- Power Good Indication
- Enable Control
- 0.8V ±1.5% Reference Accuracy
- Adjacent Pin-Short Protection
- Built-In UVLO, OCP, UVP, OTP

Pin Configuration




SOP-8 (Exposed Pad)



Ordering Information

RTQ2104




Marking Information

RTQ2104GSP-QA

RTQ2104 GSPQAYMDNN
•

RTQ2104GSPQA : Product Number YMDNN : Date Code

RTQ2104BGSP-QA



RTQ2104BGSP-QA : Product Number YMDNN : Date Code

Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	SW	Switch node. SW is the switching node that supplies power to the output and connect the output LC filter from SW to the output load.
2	GND	Ground. Provide the ground return path for the control circuitry and low-side power MOSFET. Connect this pin to the negative terminals of the input capacitor and output capacitor.
3	PGOOD	Open-drain power-good indication output. Once soft-start is finished, PGOOD will be pulled low to ground if any internal protection is triggered.
4	FB	Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at a feedback reference voltage, typically 0.8V.
5	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode.
6	VCC	Linear regulator output. VCC is the output of the internal 5V linear regulator powered by VIN. Decouple with a 10μ F, X7R ceramic capacitor from VCC to ground for normal operation.
7	BOOT	Bootstrap capacitor connection node to supply the high-side gate driver. Connect a 0.1 μ F, X7R ceramic capacitor in series with a 10 Ω resistance between this pin and SW pin.
8	VIN	Power input. The input voltage range is from 3V to 36V after soft-start is finished. Connect input capacitors between this pin and GND. It is recommended to use a 4.7μ F, X7R and a 0.1μ F, X7R capacitors.
9 (Exposed Pad)	PAD	Exposed pad. The exposed pad is internally unconnected and must be soldered to a large GND plane. Connect this GND plane to other layers with thermal vias to help dissipate heat from the device.



Functional Block Diagram



RICHTEK

Operation

Control Loop

The RTQ2104 is a high efficiency step down converter utilizes the peak current mode control. An internal oscillator initiates turn-on the high-side MOSFET switch. At the beginning of each clock cycle, the internal highside MOSFET switch turns on, allowing current to rampup in the inductor. The inductor current is internally monitored during each switching cycle. The output voltage is sensed on the FB pin via the resistor divider, R1 and R2, and compared with the internal reference voltage (V_{REF}) to generate a compensation signal (V_{COMP}) . A control signal derived from the inductor current is compared to the V_{COMP}, derived from the feedback voltage. When the inductor current reaches its threshold, the highside MOSFET switch is turned off and inductor current ramps-down. While the high-side MOSFET switch is off, inductor current is supplied through the low-side MOSFET switch. This cycle repeats at the next clock cycle. In this way, duty-cycle and output voltage are controlled by regulating inductor current.

Light Load Operation

The RTQ2104GSP-QA operates in power saving mode (PSM) at light load and offers higher light load efficiency. In power saving mode (PSM) at low load current, the inductor current can drop to zero. This is detected by internal zero-current-detect circuitry which utilizing the low-side MOSFET switch R_{DS(ON) L} to sense the inductor current. The low-side MOSFET switch is turned off when the inductor current drops to zero, resulting in discontinuous inductor current operation (DCM). Both power MOSFETs will remain off with the output capacitor supplying the load current until the V_{FB} is lower than PSM threshold (V_{REF} x 1.005, typically). DCM operation maintains high efficiency at light load and most of the internal circuit is shut down, and the supply current drops to quiescent current (typically, 40µA) to reduce the quiescent power consumption during non-switching period. In PSM, IC starts to switch when V_{FB} is lower than PSM threshold (V_{REF} x 1.005, typically) and stops switching when V_{FB} is high enough. IC detects the peak inductor current (IL PEAK) and keeps high-side MOSFET switch on

until the I_L reaches its minimum peak current level (1A at V_{IN} = 12V, typically) to ensure that IC can provide sufficiency output current with each switching pulse.

If the tight voltage regulation accuracy requirement is necessary, the RTQ2104BGSP-QA is offered to operate in Forced-PWM Mode (FPWM). The inductor current maintains in continuous operation (CCM) even at light load. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency. Furthermore, this feature ensures that the switching frequency stays away from the AM frequency band, while operating between the minimum and maximum duty cycle limits.

Input Voltage Range

The minimum on-time, t_{ON_MIN} , is the smallest duration of time in which the high-side MOSFET switch can be in its "on" state. Considering the minimum on-time, the allowed maximum input voltage, V_{IN_MAX} , is calculated by :

$$V_{IN_MAX} \le \frac{V_{OUT}}{t_{ON_MIN} \times f_{SW}}$$

where the minimum on-time of the RTQ2104 is 60ns (typically); f_{SW} is the maximum operating frequency. The maximum operating frequency of the RTQ2104 is 2.45MHz considering the built-in spread-spectrum frequency modulation.

In contrast, the minimum off-time determines the allowed minimum operating input voltage, V_{IN_MIN} , to maintain the the fixed frequency operation. The minimum off-time, t_{OFF_MIN} , is the smallest amount of time that the RTQ2104 is capable of turning on the low-side MOSFET switch, tripping the current comparator and turning the MOSFET switch back off. Below shows minimum off-time calculation that considers the loss terms,

$$\begin{split} V_{IN_MIN} \geq & \left\lfloor \frac{V_{OUT} + I_{OUT_MAX} \times \left(R_{DS(ON)_L} + DCR\right)}{1 - t_{OFF_MIN} \times f_{SW}} \right\rfloor \\ & + I_{OUT_MAX} \times \left(R_{DS(ON)_H} - R_{DS(ON)_L}\right) \end{split}$$

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

4

where the minimum off-time of the RTQ2104 is 65ns (typically); $R_{DS(ON)_H}$ is the on resistance of the high-side MOSFET switch; $R_{DS(ON)_L}$ is the on resistance of the low-side MOSFET switch; DCR is the DC resistance of inductor.

Maximum Duty Cycle Operation

The RTQ2104 is designed to operate in dropout at the high duty cycle approaching 100%. If the operational duty cycle is large and the required off-time becomes smaller than minimum off-time, the RTQ2104 starts to enable skip off-time function and keeps high-side MOSFET switch on continuously. The RTQ2104 implements skip off-time function to achieve high duty approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

BOOT UVLO

The BOOT UVLO circuit is implemented to ensure a sufficient voltage of BOOT capacitor for turning on the highside MOSFET switch at any condition. The BOOT UVLO usually actives at extremely high conversion ratio or the higher V_{OUT} application operates at very light load. For extremely high conversion ratio condition after soft-start is finished or higher VOUT application operates at very light load and PSM, the low-side MOSFET switch may not have sufficient turn-on time to charge the BOOT capacitor. The device monitors BOOT pin capacitor voltage and force to turn on the low-side MOSFET switch when the BOOT to SW voltage falls below V_{BOOT_UVLO_L} (typically, 2.3V). Meanwhile, the minimum off-time is extended to 150ns (typically) hence prolong the BOOT capacitor charging time. The BOOT UVLO is sustained until the $V_{BOOT-SW}$ is higher than V_{BOOT UVLO H} (typically, 2.4V).

Internal Regulator

The device integrates a 5V linear regulator (V_{CC}) that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when V_{IN} is below 5V. The V_{CC} can be used as the PGOOD

pull-up supply but it is "NOT" allowed to power other device or circuitry. The VCC pin must be bypassed to ground with a minimum value of effective VCC capacitance is 3μ F. In many applications, a 10μ F, X7R is recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Enable Control

The RTQ2104 provides an EN pin, as an external chip enable control, to enable or disable the device. If V_{EN} is held below a logic-low threshold voltage (V_{ENL}), switching is inhibited even if the VIN voltage is above VIN undervoltage lockout threshold (V_{UVLOH}). If V_{EN} is held below 0.4V, the converter will enter into shutdown mode, that is, the converter is disabled. During shutdown mode, the supply current can be reduced to I_{SHDN} (5µA or below). If the EN voltage rises above the logic-high threshold voltage (V_{ENH}) while the VIN voltage is higher than V_{UVLOH}, the device will be turned on, that is, switching being enabled and soft-start sequence being initiated. The current source of EN typically sinks 1.2µA.


Soft-Start


The soft-start function is used to prevent large inrush currents while the converter is being powered up. The RTQ2104 provides an internal soft-start feature for inrush currents control. During the start-up sequence, the internal soft-start capacitor is charged by an internal current source (I_{SS}) to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. If the output is for some reasons pre-biased to a certain voltage during start-up, the device will not start switching until the voltage difference between internal soft-start voltage and FB pin is larger than 400mV (i.e. $V_{SS} - V_{FB} > 400mV$, typically). And only when the internal soft-start ramp voltage is higher than the feedback voltage V_{FB} , the switching will be resumed. The output voltage can then ramp up smoothly to its targeted regulation voltage, and the converter can have a monotonic smooth start-up. The PGOOD pin will be in high impedance and V_{PGOOD} will be held high in the

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RICHTEK

1.6ms (typically). The typical start-up waveform shown in Figure 1 indicate the sequence and timing between the output voltage and related voltage.





Power Good Indication

The RTQ2104 features an open-drain power-good output (PGOOD) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PGOOD with a resistor to V_{CC} or an external voltage below 5.5V. The power-good function is activated after soft start is finished and is controlled by a comparator connected to the feedback signal V_{FB}. If VFB rises above a power-good high threshold (VTH PGLH1) (typically 90% of the reference voltage), the PGOOD pin will be in high impedance and V_{PGOOD} will be held high after a certain delay elapsed. When V_{FB} exceeds V_{TH PGHL1} (typically 120% of the reference voltage), the PGOOD pin will be pulled low, moreover, IC turns off highside MOSFET switch and turns on low side MOSFET switch until the inductor current reaches I_{SK L} if MODE pin is set high. If the V_{FB} is still higher than V_{TH} PGHL1, the high-side MOSFET switch remains prohibited and the lowside MOSFET switch will turn-on again at next cycle. If MODE pin is set low, IC turns off low side MOSFET switch once the inductor current reaches zero current unless V_{BOOT-SW} is too low. For V_{FB} higher than V_{TH PGHL1}, V_{PGOOD} can be pulled high again if V_{FB} drops back by a power-good high threshold (VTH PGLH2) (typically 117% of the reference voltage). When V_{FB} fall short of power-good low threshold (V_{TH PGHL2}) (typically 85% of the reference voltage), the PGOOD pin will be pulled low. Once being

started-up, if any internal protection is triggered, PGOOD will be pulled low to GND. The internal open-drain pulldown device (10Ω , typically) will pull the PGOOD pin low. The power good indication profile is shown in Figure 2.




Figure 2. The Logic of PGOOD

Spread-Spectrum Operation

Due to the periodicity of the switching signals, the energy concentrates in one particular frequency and also in its harmonics. These levels or energy is radiated and therefore this is where a potential EMI issue arises. The RTQ2104 build-in spread-spectrum frequency modulation further helping systems designers with better EMC management. The spread spectrum can be active when soft-start is finished and zero-current is not detected. The spread-spectrum is implemented by a pseudo random sequence and uses +6% spread of the switching frequency, that is, the frequency will vary from 2.1MHz to 2.226MHz. Therefore, the RTQ2104 still guarantees that the 2.1MHz switching frequency does not drop into the AM band limit of 1.8MHz.

Input Under-Voltage Lockout

In addition to the EN pin, the RTQ2104 also provides enable control through the VIN pin. If V_{EN} rises above V_{ENH} first, switching will still be inhibited until the VIN voltage rises above V_{UVLOH} . It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the VIN voltage goes below the UVLO falling threshold voltage (V_{UVLOL}), this switching will be inhibited; if VIN voltage rises above the UVLO rising threshold (V_{UVLOL}), the device will resume switching. Note that $V_{IN} = 3V$ is only designed for cold crank requirement, normal input voltage should be larger than V_{UVLOH} .

High-Side Switch Peak Current-Limit Protection

The RTQ2104 includes a cycle-by-cycle high-side switch peak current-limit protection against the condition that the inductor current increasing abnormally, even over the inductor saturation current rating. The high-side MOSFET switch peak current limit of the RTQ2104 is 5A (typically). The inductor current through the high-side MOSFET switch will be measured after a certain amount of delay when the high-side MOSFET switch being turned on. If an over-current condition occurs, the converter will immediately turn off the high-side MOSFET switch and turn on the low-side MOSFET switch to prevent the inductor current exceeding the high-side MOSFET switch peak current limit (I_{LIM} -H).

Low-Side Switch Current-Limit Protection

The RTQ2104GSP-QA not only implements the high-side MOSFET switch peak current limit but also provides the sourcing current limit for low-side MOSFET switch. Besides, the RTQ2104BGSP-QA further provides sinking current limit for low-side MOSFET switch. With these current protections, the IC can easily control inductor current at both side MOSFET switch and avoid current runaway for short-circuit condition.

For the low-side MOSFET switch sourcing current limit, there is a specific comparator in internal circuitry to compare the low-side MOSFET switch sourcing current to the low-side MOSFET switch sourcing current limit at the end of every clock cycle. When the low-side MOSFET switch sourcing current is higher than the low-side MOSFET switch sourcing current limit which is high-side MOSFET switch current limit (I_{LIM_H}) multiplied by 0.95 (typically), the new switching cycle is not initiated until inductor current limit.

For the low-side MOSFET switch sinking current limit protection, it is implemented by detecting the voltage across the low-side MOSFET switch. If the low-side MOSFET switch sinking current exceeds the low-side MOSFET switch sinking current limit (I_{SK_L}) (typically, 2A), the converter will immediately turn off the low-side MOSFET switch and turn on the high-side MOSFET switch.

Output Under-Voltage Protection

The RTQ2104 includes output under-voltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage (V_{FB}). If V_{FB} drops below the under-voltage protection trip threshold (typically 50% of the internal reference voltage), the UV comparator will go high to turn off the high-side MOSFET switch and then turn off the low-side MOSFET switch when the inductor current drop to zero. If the output under-voltage condition continues for a period of time, the RTQ2104 enters output under-voltage protection with hiccup mode and discharges the internal V_{SS}. During hiccup mode, the device remains shut down. After the internal V_{SS} is discharged to less than 150mV (typically), the RT2104 attempts to re-start up again. The high-side MOSFET switch will start switching when voltage difference between internal V_{SS} and V_{FB} is larger than 400mV (i.e. $V_{SS} - V_{FB}$ > 400mV, typically). If the fault condition is not removed, the high-side MOSFET switch stop switching when the voltage difference between internal V_{SS} and V_{FB} is 700mV (i.e. $V_{SS} - V_{FB}$ = 700mV, typically). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation: otherwise, such cycle for auto-recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the overload or short-circuit condition is removed. A short circuit protection and recovery profile is shown in Figure 3.




Figure 3. Short Circuit Protection and Recovery



Over-Temperature Protection

The RTQ2104 includes an over temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold T_{SD} . Once the junction temperature cools down by a thermal shutdown hysteresis (ΔT_{SD}), the IC will resume normal operation with a complete soft-start.

Pin-Short Protection

The RTQ2104 provides pin-short protection for neighbor pins. The internal protection fuse will be burned out to prevent IC smoke, fire and spark when BOOT pin is shorted to VIN pin. The hiccup mode protection will be triggered to avoid IC burn-out when SW pin is shorted to ground during internal high-side MOSFET turns on.

Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	0.3V to 42V
Switch Voltage, SW	0.3V to 42V
<50ns	5V to 46.3V
• BOOT Voltage, V _{BOOT}	0.3V to 48V
• BOOT to SW, V _{BOOT} - V _{SW}	0.3V to 6V
EN, Voltage	0.3V to 42V
Other Pins	0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 (Exposed Pad)	4.31W
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), θ_{JA}	29°C/W
SOP-8 (Exposed Pad), θ_{JC}	6.5°C/W
Junction Temperature	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

Recommended Operating Conditions (Note 4)

RTQ2104 Supply Voltage	3V to 36V
Output Voltage	0.8V to V _{IN}
Junction Temperature Range	–40°C to 150°C
Ambient Temperature Range	–40°C to 125°C

Electrical Characteristics

(V_{IN} = 12V, $T_A = T_J = -40^{\circ}C$ to 125°C, unless otherwise specified)

Parameter	Symbol		Test Conditions	Min	Тур	Max	Unit
Supply Voltage							
Operating Input Voltage	Vin		Soft-start is finished	3		36	V
VIN Under-Voltage Lockout	Vuvloh		V _{IN} rising	3.6	3.8	4	V
Threshold	Vuvlol		V _{IN} falling	2.7	2.85	3	
Shutdown Current	ISHDN		V _{EN} = 0V			5	μA
Quiescent Queent	1	RTQ2104	V _{EN} = 2V, V _{FB} = 0.82V, not switching, PSM		40	50	μA
Quiescent Current	RTQ2104B		V _{EN} = 2V, V _{FB} = 0.82V, not switching, FPWM		1.2		mA



$ \begin{array}{ c c c c c c } Limit & Lim_{1}^{(1)} & Min. Duty Cycle & Max & P & Max $	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output Voltage							
$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	Reference Voltage	Vocc		0.792	0.8	0.808	V	
$\begin{tabular}{ c c c c c c } \hline $Ven H$ & Ven rising 1.15 1.25 1.35$ $Ven Ven Falling 0.9 1.05 1.15$ $Ven Ven Falling $Ven Ven Ven Falling $Ven Ven Falling $Ven Ven Falling $Ven Ven Ven Falling $Ven Ven Ven Falling $Ven Ven Ven Ven Falling $Ven Ven Ven Ven Ven Ven Ven Ven Ven Ven $	Reference voltage	VREF		0.788	0.8	0.812	v	
Initial Construction Initial C	Enable Voltage	_						
Vollage VENL VEN falling 0.9 1.05 1.15 Current Limit VENU VENU VENU VENU 0.9 1.05 1.15 High-Side Switch Current Limit ILIM_H VENOT -VSW = 4.8V Min. Duty Cycle 4.25 5 5 7.5 A Switching Switching Frequency fsw From drain to source 2 A Switching Frequency fsw Income drain to source 1.89 2.1 2.31 MH Minimum On-Time top_MIN Income drain to source 60 80 nm Minimum On-Time top_MIN Income drain to source 60 80 nm Internal MOSFET Internal MOSFET Internal MOSFET 80 150 mm High-Side Switch On-Resistance RDS(ON)_L VEN = 0V, VSw = 0V 80 150 mm Gurrent RDS(ON)_L VEN = 0V, VSw = 0V Internal Mosfer Internal Mosfer Internal Mosfer Internal Mosfer<	Enable Threshold	V _{ENH}	V _{EN} rising	1.15	1.25	1.35	V	
$\begin{array}{c c c c c c c } High-Side Switch Current Limit IuIM_H VB00T -VSW = 4.8V Min. Duty Cycle 4.25 5 5.75 A Low-Side Switch Sinking IsK_L From drain to source - 2 - 2 - A Switching Frequency fsW 1.89 2.1 2.31 MH Minimum On-Time toN_MIN - 66 80 nrd Minimum Off-Time toF_MIN - 65 80 nrd Minimum Off-Time toF_MIN - 65 80 nrd Minimum Off-Time toF_MIN - 65 80 150 nrd Minimum Off-Time toF_MIN - 75 80 150 nrd Minimum Off-Time toF_MIN - 75 80 150 nrd Minimum Off-Time toF_MIN - 75 80 10% fVREF, PGOOD from - 120 -$	Voltage	VENL	V _{EN} falling	0.9	1.05	1.15	v	
Limit ILIM_H Min. Duty Cycle 4.25 5 5.75 A Low-Side Switch Sinking Current Limit Isk_L From drain to source 2 A Switching Switching Frequency fsw Inset 1.89 2.1 2.31 MH Minimum On-Time ton_MIN Inset 660 800 ne Minimum Off-Time toFF_MIN Inset 650 800 ne Internal MOSFET Internal MOSFET Internal MOSFET 80 150 ms High-Side Switch On-Resistance RDS(ON)_L Internal MOSFET 80 150 ms Low-Side Switch On-Resistance RDS(ON)_L VEN = 0V, Vsw = 0V 80 150 ms Low-Side Switch Constance ILK_H VEN = 0V, Vsw = 0V 1 µµ Soft-Start ILK_H VEN = 0V, Vsw = 0V 1 Iµµ Power Good tss <t< td=""><td>Current Limit</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	Current Limit							
Current Limit TSK_L Prom drain to source 2 2 A Switching Switching Frequency fsw 1.89 2.1 2.31 MH Minimum On-Time ton_MiN 60 80 ns Minimum On-Time ton_Frequency fsw 65 80 ns Internal MOSFET 65 80 ns ns ns Uow-Side Switch On-Resistance RDS(ON)_H 80 150 ms High-Side Switch On-Resistance RDS(ON)_L 80 150 ms Soft-Start ILk_H VEN = 0V, VSw = 0V 1 $\mu \mu$ Soft-Start ILk_H VEN = 0V, VSw = 0V 1 $\mu \mu$ Power Good Its 10% to 90% 1.4 2 2.6 ms Power Good Threshold VFH_PGLH1 VFB rising, % of VREF, PGOOD from low to high 1.4 20	•	I _{LIM_H}		4.25	5	5.75	А	
Switching Frequency fsw 1.89 2.1 2.31 MI Minimum On-Time ton_MIN 60 80 nm Minimum On-Time ton_MIN 65 80 nm Minimum Off-Time toFF_MIN 65 80 nm Internal MOSFET 80 150 ms High-Side Switch On-Resistance RDS(ON)_L 80 150 ms Low-Side Switch On-Resistance RDS(ON)_L 80 150 ms Low-Side Switch On-Resistance RDS(ON)_L VEN = 0V, VSW = 0V 1 $\mu \mu$ Soft-Start ILK_H VEN = 0V, VSW = 0V 1 $\mu \mu$ Soft-Start Period tss 10% to 90% 1.4 2 2.6 ms Power Good tss 10% to 90% VREF, PGOOD from 85 90 95 96 VTH_PGHL1 VFB rising, % of VREF, PGOOD from 120		Isk_l	From drain to source		2		А	
$\begin{tabular}{ c c c c c c } \hline $Vist$ In $$	Switching							
Minimum Off-Time toFF_MIN 65 80 ns Internal MOSFET High-Side Switch RDS(ON)_H 80 150 ms High-Side Switch RDS(ON)_L 80 150 ms Low-Side Switch RDS(ON)_L 80 150 ms Low-Side Switch RDS(ON)_L 80 150 ms Migh-Side Switch Leakage Ltk_H VEN = 0V, VSW = 0V 1 µ/ Soft-Start ILK_H VEN = 0V, VSW = 0V 1 µ/ Soft-Start ILK_H VEN = 0V, VSW = 0V 1 µ/ Soft-Start ILK_H VEN = 0V, VSW = 0V 1 µ/ Soft-Start Iss 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% Iss 90 95	Switching Frequency	fsw		1.89	2.1	2.31	MHz	
Internal MOSFET High-Side Switch On-Resistance $R_{DS(ON)_H}$ 80 150 mst Low-Side Switch On-Resistance $R_{DS(ON)_L}$ 80 150 mst Low-Side Switch On-Resistance $R_{DS(ON)_L}$ 80 150 mst High-Side Switch Leakage Current I_{LK_H} $V_{EN} = 0V, V_{SW} = 0V$ 1 $\mu\mu$ Soft-Start Soft-Start Ess 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% 1.4 2 2.6 m Power Good tss 10% to 90% 1.4 2 2.6 m Power Good Threshold tss 10% to 10% 0%	Minimum On-Time	ton_min			60	80	ns	
High-Side Switch On-Resistance $R_{DS(ON)_H}$ $R_{DS(ON)_L}$ $$ 80 150 ms Low-Side Switch On-Resistance $R_{DS(ON)_L}$ $$ 80 150 ms High-Side Switch Leakage Current I_{LK_H} $V_{EN} = 0V, V_{SW} = 0V$ $$ $$ 1 $\mu \mu$ Soft-Start I_{LK_H} $V_{EN} = 0V, V_{SW} = 0V$ $$ $$ 1 $\mu \mu$ Soft-Start V_{EN} 10% to 90% 1.4 2 2.6 m Power Good V_{TH_PGLH1} V_{FB} rising, % of V_{REF} , PGOOD from Ng to high 85 90 95 $$ Power Good Threshold V_{TH_PGHL1} V_{FB} rising, % of V_{REF} , PGOOD from high to low $$ 120 $$ Power Good Leakage Current I_{LK_PGODD} V_{FB} falling, % of V_{REF} , PGOOD from high to low $$ 117 $$ Power Good Sink Current I_{LK_PGODD} $PGOOD$ signal good, $V_{FB} = V_{REF}$, $$ $$ 0.5 $\mu \mu$ Power Good Sink Current Capability I_{SK_PGOOD} $PGOOD$ signal fault, I_{PGOOD} sinks $2mA$ $$ 0.3 V_{TA}	Minimum Off-Time	toff_min			65	80	ns	
On-ResistanceRDS(ON)_H80150MMLow-Side Switch On-ResistanceRDS(ON)_L80150mmHigh-Side Switch Leakage Current l_{LK_H} VEN = 0V, VSW = 0V1 $\mu\mu$ Soft-Start10% to 90%1 $\mu\mu$ Soft-Start Periodtss10% to 90%1.422.6mPower GoodVFB rising, % of VREF, PGOOD from low to high859095 $\mu\mu$ Power Good ThresholdVFB rising, % of VREF, PGOOD from high to low808590 $\mu\mu$ Power Good Leakage CurrentVFB falling, % of VREF, PGOOD from high to low808590 $\mu\mu$ Power Good Leakage CurrentILK_PGOODPGOOD signal good, VFB = VREF, VPGOOD = 5.5V0.5 $\mu\mu$ Power Good Sink Current CapabilityIsk_PGOODPGOOD signal fault, IPGOOD sinks $2mA$ 0.3V	Internal MOSFET	•						
On-Resistance $RDS(ON)_L$ 80150MMHigh-Side Switch Leakage Current I_{LK_H} $VEN = 0V, VSW = 0V$ 1 $\mu\mu$ Soft-StartSoft-StartSoft-Start Periodtss10% to 90%1.422.6mPower GoodPower Good Threshold VTH_PGLH1 VFB rising, % of VREF, PGOOD from low to high859095 Ψ^{K} VTH_PGHL1 VFB rising, % of VREF, PGOOD from high to low120 Ψ^{K} VTH_PGHL2 VFB falling, % of VREF, PGOOD from high to low808590 Ψ^{K} VTH_PGHL2 VFB falling, % of VREF, PGOOD from high to low117 Ψ^{K} Power Good Leakage Current ILK_PGOOD PGOOD signal good, VFB = VREF, $VPGOOD = 5.5V$ 0.5 $\mu\mu$ Power Good Sink Current Capability ISK_PGOOD PGOOD signal fault, IPGOOD sinks $2mA$ 0.3 V		Rds(on)_H			80	150	mΩ	
CurrentILK_HVEN - OV, VSW - OVIIIIIIIIIIIISoft-StartSoft-Start Periodtss10% to 90%1.422.6mPower GoodVTH_PGLH1VFB rising, % of VREF, PGOOD from low to high859095%VTH_PGHL1VFB rising, % of VREF, PGOOD from high to low120%VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low120%VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low808590%Power Good Leakage CurrentILK_PGOODVFB falling, % of VREF, PGOOD from low to high117Power Good Sink Current CapabilityIsK_PGOODPGOOD signal good, VFB = VREF, VPGOOD = 5.5V0.5µ/Spread SpectrumIIIIIII		R _{DS(ON)} _L			80	150	mΩ	
Soft-Start Period tss 10% to 90% 1.4 2 2.6 m Power Good		Ilk_h	V _{EN} = 0V, V _{SW} = 0V			1	μA	
Power Good VTH_PGLH1 VFB rising, % of VREF, PGOOD from low to high 85 90 95 % Power Good Threshold VTH_PGLH1 VFB rising, % of VREF, PGOOD from high to low 85 90 95 % VTH_PGHL1 VFB rising, % of VREF, PGOOD from high to low 120 % VTH_PGHL2 VFB falling, % of VREF, PGOOD from high to low 80 85 90 % VTH_PGHL2 VFB falling, % of VREF, PGOOD from high to low 117 Power Good Leakage Current ILK_PGOOD PGOOD signal good, VFB = VREF, VPGOOD = 5.5V 0.5 µ/ Power Good Sink Current Capability ISK_PGOOD PGOOD signal fault, IPGOOD sinks 0.3 V	Soft-Start							
VTH_PGLH1VFB rising, % of VREF, PGOOD from low to high859095Power Good ThresholdVTH_PGHL1VFB rising, % of VREF, PGOOD from high to low120VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low808590%VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low808590%VTH_PGHL2VFB falling, % of VREF, PGOOD from low to high117%Power Good Leakage CurrentILK_PGOODPGOOD signal good, VFB = VREF, VPGOOD = 5.5V0.5µ/Power Good Sink Current CapabilityISK_PGOODPGOOD signal fault, IPGOOD sinks 2mA0.3V	Soft-Start Period	tss	10% to 90%	1.4	2	2.6	ms	
VTH_PGLH1low to high659095Power Good ThresholdVTH_PGHL1VFB rising, % of VREF, PGOOD from high to low120VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low808590%VTH_PGLH2VFB falling, % of VREF, PGOOD from low to high117%Power Good Leakage CurrentILK_PGOODPGOOD signal good, VFB = VREF, VPGOOD = 5.5V0.5µ/Power Good Sink Current CapabilityIsK_PGOODPGOOD signal fault, IPGOOD sinks 2mA0.3VSpread SpectrumVVVVVV	Power Good							
Power Good ThresholdVTH_PGHL1VFB rising, % of VREF, PGOOD from high to low120VTH_PGHL2VFB falling, % of VREF, PGOOD from high to low808590%VTH_PGHL2VFB falling, % of VREF, PGOOD from low to high117%Power Good Leakage CurrentILK_PGOODPGOOD signal good, VFB = VREF, VPGOOD = 5.5V0.5µ/Power Good Sink Current CapabilityISK_PGOODPGOOD signal fault, IPGOOD sinks 2mA0.3VSpread SpectrumVVVVVV		VTH_PGLH1		85	90	95	0/	
VTH_PGHL2 VFB falling, % of VREF, PGOOD from high to low 80 85 90 VTH_PGLH2 VFB falling, % of VREF, PGOOD from low to high 117 Power Good Leakage Current ILK_PGOOD PGOOD signal good, VFB = VREF, VPGOOD sinks 0.5 µ/ Power Good Sink Current Capability ISK_PGOOD PGOOD signal fault, IPGOOD sinks 0.3 V Spread Spectrum V	Dower Cood Throphold	VTH_PGHL1			120		%	
VTH_PGLH2 VFB falling, % of VREF, PGOOD from low to high 117 Power Good Leakage Current ILK_PGOOD PGOOD signal good, VFB = VREF, VPGOOD = 5.5V 0.5 µA Power Good Sink Current Capability ISK_PGOOD PGOOD signal fault, IPGOOD sinks 2mA 0.3 V Spread Spectrum V V V V V V	Power Good Threshold	VTH_PGHL2		80	85	90	0/	
Current ILK_PGOOD VPGOOD = 5.5V 0.5 µ/ Power Good Sink Current Capability ISK_PGOOD PGOOD signal fault, IPGOOD sinks 2mA 0.3 V Spread Spectrum V V V V V V V		VTH_PGLH2			117		/0	
Current Capability ISK_PGOOD 2mA 0.3 V Spread Spectrum 0.3 V		ILK_PGOOD				0.5	μA	
		ISK_PGOOD				0.3	V	
Spread-Spectrum Range SS +6 %	Spread Spectrum							
	Spread-Spectrum Range	SS			+6		%	

RTQ2104-QA

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Over-Temperature Protection								
Thermal Shutdown	T _{SD}			175		°C		
Thermal Shutdown Hysteresis	ΔT_{SD}			15		°C		
Output Under-Voltage Protection								
UVP Trip Threshold	VUVP	UVP detect	0.35	0.4	0.45	V		

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. The first layer is filled with copper. θ_{JC} is measured at the exposed pad of the package.


Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.




Typical Application Circuit

12V, 3A Step-Down Converter



C1 = GRM31CR71H475KA12L

5V, 3A Step-Down Converter




L1 = Cyntec-VCMT063T-2R2MN5 C5/C6 = GRM31CR71A226KE15L C1 = GRM31CR71H475KA12L

Typical Operating Characteristics

RICHTEK

Unless otherwise specified the following conditions apply : V_{IN} = 12V, T_A = 25°C. Specified temperatures are ambient.




Copyright ©2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

DSQ2104-QA-02 June 2019

5.15

5.13



30

20

10

0

-50

-25


RICHTEK is a registered trademark of Richtek Technology Corporation.

0

25

Temperature (°C)

50



www.richtek.com

V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 1A

75

100

125

50

14

2040

1990

1940

1890

-50

-25

0

Copyright ©2019 Richtek Technology Corporation. All rights reserved.

25

Temperature (°C)

DSQ2104-QA-02 June 2019


75

RTQ2104, V_{IN} = 12V

100


125


RICHTEK




Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.










Power On from EN




Power Off from EN VIN = 12V, VOUT = 5V, IOUT = 3A VOUT (2V/Div) VSW (10V/Div) VEN (2V/Div) VPGOOD (5V/Div) Time (500µs/Div)








VIN (2V/Div) Vout (2V/Div) Vout (2V/Div) Vout = 5V, lout = 2A, 2.5Ω Time (100ms/Div)



Start-Up Dropout Performance



Application Information

A general the RTQ2104 application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement. Next, the inductor L is chosen and then the input capacitor C_{IN} , the output capacitor C_{OUT} . Next, feedback resistors and compensation circuit are selected to set the desired output voltage and crossover frequency. Next, the internal regulator capacitor C_{VCC} , the bootstrap resistor R_{BOOT}, and the bootstrap capacitor C_{BOOT} can be selected. Finally, the remaining optional external components can be selected for functions such as the EN and PGOOD.

Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (DCR).

A good compromise between size and loss is a 30% peakto-peak ripple current to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows :

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. This result in additional phase lag in the loop and reduce the crossover frequency. As the ratio of the slope-compensation ramp to the sensed-current ramp increases, the current-mode system tilts towards voltage-mode control. Lower inductance values allow for smaller case size, but the increased ripple lowers the effective current limit threshold, increases the AC losses in the inductor and may trigger low-side switch sinking current limit at FPWM. It also cause insufficient slope compensation and ultimately loop instability as duty cycle approaches or exceeds 50%. A good compromise among size, efficiency, and transient response can be achieved by setting an inductor current ripple (ΔI_L) with about 10% to 50% of the maximum rated output current (3A).

To enhance the efficiency, choose a low-loss inductor

having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-current value at which DCM/CCM switchover occurs. The inductor selected should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current (I_{L_PEAK}):

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$
$$I_{L}PEAK = I_{OUT}MAX + \frac{1}{2}\Delta I_{L}$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the high-side switch peak current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the highside switch peak current limit rather than the peak inductor current. It is recommended to use shielded inductors for good EMI performance.

Input Capacitor Selection

Input capacitor, C_{IN} , is needed to filter the pulsating current at the drain of the high-side MOSFET switch. C_{IN} should be sized to do this without causing a large variation in input voltage. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below :

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1 - D}{C_{IN} \times f_{SW}} + ESR \times I_{OUT}$$

where

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}} \times \eta}$$

Figure 4 shows the C_{IN} ripple current flowing through the input capacitors and the resulting voltage ripple across the capacitors. For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum value of effective input capacitance can be estimated as equation below :

$$C_{IN_MIN} = I_{OUT_MAX} \times \frac{D(1-D)}{\Delta V_{CIN_MAX} \times f_{SW}}$$

Where $\Delta V_{CIN_MAX} \leq 200 mV$




Figure 4. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current. The RMS ripple current (I_{RMS}) of the regulator can be determined by the input voltage (V_{IN}), output voltage (V_{OUT}), and rated output current (I_{OUT}) as the following equation :

$$I_{RMS} \cong I_{OUT}MAX \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

From the above, the maximum RMS input ripple current occurs at maximum output load, which will be used as the requirements to consider the current capabilities of the input capacitors. The maximum ripple voltage usually occurs at 50% duty cycle, that is, $V_{IN} = 2 \times V_{OUT}$. It is commonly to use the worse $I_{RMS} \cong 0.5 \times I_{OUT}$ _MAX at $V_{IN} = 2 \times V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes. Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high

RTQ2104-QA

quality (under damped) tank circuit. If the RTQ2104 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the GND of the IC. It is recommended to connect a 4.7 μ F, X7R capacitor between VIN pin to GND pin. For filtering high frequency noise, additional small capacitor 0.1 μ F should be placed close to the part and the capacitor should be 0402 or 0603 in size. X7R capacitors are recommended for best performance across temperature and input voltage variations.

Output Capacitor Selection

The selection of C_{OUT} is determined by considering to satisfy the voltage ripple and the transient loads. The peak-to-peak output ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} = \Delta I_{L} \left(ESR + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right)$$

Where the ΔI_L is the peak-to-peak inductor ripple current. The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the V_{SAG} and V_{SOAR} requirement should be taken into consideration for choosing the effective output capacitance value. The amount of output sag/soar is a function of the crossover frequency factor at PWM, which can be calculated from below.

$$V_{SAG} = V_{SOAR} = \frac{\Delta I_{OUT}}{2 \times \pi \times C_{OUT} \times f_C}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. The recommended dielectric type of the capacitor is X7R best performance across temperature and input voltage variations. The variation of the capacitance value with temperature, DC bias voltage and switching frequency needs to be taken into consideration. For example, the capacitance value of a capacitor decreases as the DC bias

RICHTEK

across the capacitor increases. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Transient performance can be improved with a higher value of output capacitor. Increasing the output capacitance will also decrease the output voltage ripple.

In some applications, for example those with large amounts of output capacitance, the output voltage will probably not be regulated to its setting since C_{OUT} does not be fully charged when soft-start period is end. In this case, the device detects UVP and enters into hiccup operation. Determine the output capacitance appropriately to ensure the C_{OUT} is fully charged before the soft-start period is finished.

Output Voltage Programming

The output voltage can be programmed by a resistive divider from the output to ground with the midpoint connected to the FB pin. The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 5. The output voltage is set according to the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where the reference voltage, V_{REF} , is 0.8V (typically).




Figure 5. Output Voltage Setting

The placement of the resistive divider should be within 5mm of the FB pin. The resistance of R2 is not larger than $170k\Omega$ for noise immunity consideration. The resistance of R1 can then be obtained as below :

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{REF}}$$

Feed-forward Capacitor Design

The purpose of loop compensation is to ensure stable operation while maximizing the dynamic performance. An undercompensated system may result in unstable operations. Typical symptoms of an unstable power supply include: audible noise from the magnetic components or ceramic capacitors, jittering in the switching waveforms, oscillation of output voltage, overheating of power MOSFETs and so on.

The RTQ2104 integrates simple internal compensation and the performance of a current mode synchronous stepdown DC-DC converter can be optimized by adding one feed-forward capacitor (C_{FF}) to boost the crossover frequency (f_C) and phase margin while it can improve output voltage ripple at PSM and transient response, as shown in Figure 6. The C_{FF} and resistive divider of output voltage generates one more zero, and forms one pole in the system, which can optimize either higher bandwidth or greater phase margin to meet specific performance requirements. In general, larger values of C_{FF} provide greater bandwidth improvements. However, if C_{FF} is too large, it causes the high crossover frequency (f_C) but the phase margin is insufficient, resulting in unacceptable phase margin or instability. The method presented here is easy to calculate and design. It is always necessary to make a measurement before releasing the design for final production to take full account of circuit parasitic and component nonlinearity, such as the ESR variations of output capacitors, the nonlinearity of inductors and capacitors, etc. Also, circuit PCB noise and limited measurement accuracy may also cause measurement errors. A Bode plot is ideally measured with a network analyzer while Richtek application note AN038 provides an alternative way to check the stability quickly and easily. Generally, follow the following steps to calculate the compensation components :

1.Check the crossover frequency without feed-forward capacitor (C_{FF}), f_{C_ORIGINAL}. The f_{C_ORIGINAL} can be measured by using a network analyzer. For stability purposes, our target is to have a loop gain slope that is –20dB/decade from a very low frequency to beyond the crossover frequency. Do "NOT" design the crossover frequency over 80kHz with the RTQ2104. For dynamic

purposes, the higher the bandwidth, the faster the load transient response. The downside to high bandwidth is that it increases the regulators susceptibility to board noise which ultimately leads to excessive falling edge jitter of the switch node voltage.

2. Feed-forward capacitor (C_{FF}) selection. The Feedforward capacitor (C_{FF}) can be determined by calculating the geometric mean of the zero and pole frequencies to boost the crossover frequency (f_C) and phase margin. Setting the geometric mean frequency equal to the converter crossover frequency without C_{FF} to boost the maximum phase.

$$f_{mean} = f_{C_ORIGINAL} = \sqrt{f_Z \times f_P}$$

where

$$f_{Z} = \frac{1}{2\pi \times R1 \times C_{FF}}$$
$$f_{P} = \frac{1}{2\pi \times (\frac{R1 \times R2}{R1 + R2}) \times C_{FF}}$$

The C_{FF} can be determined by following equation :




Figure 6. Compensation Network with Feedforward Capacitor

Internal Regulator

The device integrates a 5V linear regulator (VCC) that is supplied by VIN and provides power to the internal circuitry. The internal regulator operates in low dropout mode when VIN voltage is below 5V. The VCC can be used as the PGOOD pull-up supply but it is "NOT" allowed to power other device or circuitry. The VCC pin must be bypassed to ground with a minimum effective capacitance 3μ F capacitor. In many applications, a 10μ F, X7R is

recommended and it needs to be placed as close as possible to the VCC pin. Be careful to account for the voltage coefficient of ceramic capacitors when choosing the value and case size. Many ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

Bootstrap Driver Supply

The bootstrap capacitor (C_{BOOT}) and bootstrap resistor (R_{BOOT}) between BOOT pin and SW pin is used to create a voltage rail above the applied input voltage, V_{IN} . Specifically, the bootstrap capacitor is charged through an internal diode to a voltage equal to approximately V_{VCC} each time the low-side switch is turned on. The charge on this capacitor is then used to supply the required current during the remainder of the switching cycle. For most applications a 0.1μ F, 0603 ceramic capacitor with X7R is recommended and the capacitor should have a 6.3V or higher voltage rating. The R_{BOOT} must be 10 ohms and it could be 0402 or 0603 in size, the recommended application circuit is shown in Figure 7.






Figure 7. Bootstrap Driver Supply


External Bootstrap Diode (Option)


It is recommended to add an external bootstrap diode between an external 5V voltage supply and the BOOT pin to improve enhancement of the high-side switch and improve efficiency when the input voltage is below 5.5V. The bootstrap diode can be a low-cost one, such as 1N4148 with AEC-Q101 standard qualified. The external 5V can be a fixed 5V voltage supply from the system, or a 5V output voltage generated by the RTQ2104. Note that the V_{BOOT-SW} must be lower than 5.5V. The recommended application circuit is shown in Figure 8, which includes an external bootstrap diode for charging the bootstrap capacitor and a bootstrap resistor R_{BOOT} being placed between the BOOT pin and the capacitor/diode connection. Figure 9 shows efficiency comparison between with and without Bootstrap Diode.











EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin, with high-voltage rating, can be connected to the input supply V_{IN} directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to V_{IN} by adding a resistor R_{EN} and a capacitor C_{EN} , as shown in Figure 11, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins (typically 1.25V).

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 12. In this case, a pull-up resistor, R_{EN} , is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device being enabled when V_{IN} is smaller than the V_{OUT} target level or some other desired voltage level, a resistive divider (R_{EN1} and R_{EN2}) can be used to externally set the input under-voltage lockout threshold, as shown in Figure 13.




Figure 11. Enable Timing Control




Figure 12. Logic Control for the EN Pin




Figure 13. Resistive Divider for Under-Voltage Lockout Threshold Setting

Power-Good Output

The PGOOD pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 5.5V, VCC or the output of the RTQ2104 if the output voltage is regulated under 5.5V. It is recommended to connect a $100k\Omega$ between external voltage source to PGOOD pin.

Thermal Consideration

In many applications, the RTQ2104 does not generate much heat due to its high efficiency and low thermal resistance of its SOP-8 (Exposed Pad) package. However, in applications in which the RTQ2104 is running at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(\text{MAX})},$ listed

RTQ2104-QA

under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 175°C, the RTQ2104 stop switching the power MOSFETs until the temperature drops about 15°C cooler.

The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = \left(T_{J(MAX)} - T_{A}\right) / \theta_{JA(EFFECTIVE)}$$

where

 $T_{J(MAX)}$ is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 150°C. T_A is the ambient operating temperature, $\theta_{JA(EFFECTIVE)}$ is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The device thermal resistance depends strongly on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{JA(EFFECTIVE)}$ as 110% to 120% of the θ_{JA} is reasonable to obtain the allowed P_{D(MAX)}.

As an example, consider the case when the RTQ2104 is used in applications where $V_{IN} = 12V$, $I_{OUT} = 3A$, $V_{OUT} =$ 5V. The efficiency at 5V, 3A is 90% by using Cyntec-VCMT063T-2R2MN5 (2.2μH, 15mΩ DCR) as the inductor and measured at room temperature. The core loss can be obtained from its website of 37.1mW in this case. In this case, the power dissipation of the RTQ2104 is

$$P_{D, RT} = \frac{1 - \eta}{\eta} \times P_{OUT} - \left(I_{O}^{2} \times DCR + P_{CORE}\right) = 1.495W$$

Considering the $\theta_{JA(EFFECTIVE)}$ is 32.64°C/W by using the RTQ2104 evaluation board with 4 layers with 2 OZ. copper thickness on the outer layers and 1 OZ. copper thickness on the inner layers copper thickness, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately :

 $T_{J} = 1.495W \times 32.64^{\circ}C/W + 25^{\circ}C = 73.7^{\circ}C$

Figure 15 shows the RTQ2104 R_{DS(ON)} versus different junction temperature. If the application calls for a higher ambient temperature, we might recalculate the device power dissipation and the junction temperature based on a higher R_{DS(ON)} since it increases with temperature.

Using 65°C ambient temperature as an example, the change of the equivalent R_{DS(ON)} can be obtained from Figure 14 and yields a new power dissipation of 1.7W. Therefore, the estimated new junction temperature is

 T_1 = 1.7W × 32.64°C/W + 65°C = 120.5°C




Figure 14. RTQ2104 RDS(ON) vs. Temperature

If the application calls for a higher ambient temperature and may exceed the recommended maximum junction temperature of 150°C, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow. Note that the over temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary failsafe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Layout Guideline

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2104 :

- Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- Keep the traces of the main current paths wide and short.
- Place high frequency decoupling capacitor C_{IN2} as close as possible to the IC to reduce the loop impedance and minimize switch node ringing.
- Place the VCC decoupling capacitor, C_{VCC}, as close to VCC pin as possible.
- Place bootstrap capacitor, C_{BST}, as close to IC as possible. Routing the trace with width of 20mil or wider.
- Place multiple vias under the device near VIN and GND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the RTQ2104 to additional ground planes within the circuit board and on the bottom side.
- The high frequency switching nodes, SW and BOOT, should be as small as possible. Keep analog components away from the SW and BOOT nodes.
- Reducing the area size of the SW exposed copper to reduce the electrically coupling from this voltage.
- Connect the feedback sense network behind via of output capacitor.
- Place the feedback components R_{FB1} / R_{FB2} / C_{FF} near the IC.

Figure 15 is the layout example which uses 70mm x 100mm, four-layer PCB with 2 OZ. Cu on the outer layers and 1 OZ. Cu on the inner layers.







Figure 15. Layout Guide (Top Layer)



Outline Dimension




Current		Dimensions I	n Millimeters	Dimensions In Inches			
Symbol		Min	Max	Min	Max		
A		4.801	5.004	0.189	0.197		
В		3.810	4.000	0.150	0.157		
С		1.346	1.753	0.053	0.069		
D		0.330	0.510	0.013	0.020		
F		1.194	1.346	0.047	0.053		
н		0.170	0 0.254 0.007		0.010		
1		0.000	0.152	0.000	0.006		
J		5.791	6.200	0.228	0.244		
М		0.406	1.270	0.016	0.050		
Option 1	Х	2.000	2.300	0.079	0.091		
Option 1	Y	2.000	2.300	0.079	0.091		
Option 2	Х	2.100	2.500	0.083	0.098		
	Y	3.000	3.500	0.118	0.138		

8-Lead SOP (Exposed Pad) Plastic Package



Preliminary

Footprint Information



Dookaga	Number of Pin	Footprint Dimension (mm)							Tolerance		
Package			Р	А	В	С	D	Sx	Sy	М	TOIEIdiice
PSOP-8	Option1	0	1.27	6.80	4.20	1.30	0.70	2.30	2.30	4.51	±0.10
	Option2	0	1.27	27 0.60	J 4.20	.20 1.30	0.70	3.40	2.40	4.01	±0.10

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.