





Support & training

<span id="page-0-0"></span>

[SLAS918B](https://www.ti.com/lit/pdf/SLAS918) – DECEMBER 2012 – REVISED APRIL 2022

# **ADS54T01 Single 12-Bit 750-Msps Receiver and Feedback IC**

# **1 Features**

- Single channel
- 12-bit resolution
- Maximum clock rate: 750 Msps
- Low swing fullscale input: 1.0 Vpp
- Analog input buffer with high impedance input
- Input bandwidth (3 dB): > 1.2 GHz
- Data output interface: DDR LVDS
- 196-Pin NFBGA package (12 mm × 12 mm)
- Power dissipation: 1.2 W
- Performance at  $f_{in}$  = 230 MHz IF
	- SNR: 60.7 dBFS
	- SFDR: 73 dBc
- Performance at  $f_{in}$  = 700 MHz IF
- SNR: 58.6 dBFS
	- SFDR: 64 dBc
- Receive mode: 2x decimation with low-pass or high-pass filter
- Feedback mode: burst mode output for full bandwidth DPD feedback

# **2 Applications**

- [Telecommunications](https://www.ti.com/applications/communications-equipment/overview.html)
- [Wireless infrastructure](https://www.ti.com/applications/communications-equipment/wireless-infrastructure/overview.html)
- Power amplifier linearization

# **3 Description**

The ADS54T01 is a high linearity, single channel, 12-bit, 750-Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a highimpedance input.

Two output modes are available for the output data —the data can be decimated by two or the data can be output in burst mode. The burst mode output is designed specifically for DPD feedback applications where high-resolution output data is available for a short period of time. Designed for high SFDR, the ADC has low-noise performance and outstanding spurious-free dynamic range over a large input-frequency range. The device is available in a 196-pin NFBGA package and is specified over the full industrial temperature range (–40°C to 85°C).

#### **Device Information**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram**



# **Table of Contents**





# **4 Revision History**



<span id="page-2-0"></span>

# **5 Device Comparison**



#### **Table 5-1. Device Comparison**

# **6 Pin Configuration and Functions**



**Figure 6-1. ADS54T01 ZAY Package, 196-Pin NFBGA, Top View (DDR Output Mode)**





Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLAS918B&partnum=ADS54T01)* 3



## **Table 6-1. Pin Functions (continued)**



<span id="page-4-0"></span>

### **Table 6-1. Pin Functions (continued)**



(1) The definitions below define the I/O type for each pin.

- $\cdot$  I = Input
- $\bullet$  O = Output
- I/O = Input / Output
- $\cdot$  P = Power Supply
- $\cdot$  G = Ground



# <span id="page-5-0"></span>**7 Specifications**

# **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)



(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<span id="page-6-0"></span>

# **7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



(1) Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.

#### **7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{\text{IT}}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta J}A$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta,IA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

# **7.5 Electrical Characteristics**





# **7.5 Electrical Characteristics (continued)**



<span id="page-8-0"></span>

# **7.6 Electrical Characteristics**





# <span id="page-9-0"></span>**7.7 Electrical Characteristics**

Typical values at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 750 Msps, 50% clock duty cycle, AVDD33 = 3.3 V, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD = 1.8 V, –1-dBFS differential input (unless otherwise noted).



(1) SFDR and SNR calculations do not include the DC or Fs/2 bins when Auto Correction is disabled.

<span id="page-10-0"></span>

# **7.8 Electrical Characteristics**

Typical values at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 500 Msps, 50% clock duty cycle, AVDD33 = 3.3 V, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD = 1.8 V, -1-dBFS differential input (unless otherwise noted).



# **7.9 Electrical Characteristics**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD33 = 3.3 V, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD = 1.8 V



Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLAS918B&partnum=ADS54T01)* 11

## **7.9 Electrical Characteristics (continued)**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD33 = 3.3 V, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD = 1.8 V





**Figure 7-1. Timing Diagram for 12-Bit DDR Output**

<span id="page-12-0"></span>

# **7.10 Typical Characteristics**

















**[ADS54T01](https://www.ti.com/product/ADS54T01)**



# **7.10 Typical Characteristics (continued)**







**Figure 7-29. SFDR Across Input and Sampling Frequencies (Auto On)**





**Figure 7-30. SFDR Across Input and Sampling Frequencies (Auto Off)**





**Figure 7-31. SNR Across Input and Sampling Frequencies (Auto On)**





**Figure 7-32. SNR Across Input and Sampling Frequencies (Auto On)**



# <span id="page-21-0"></span>**8 Detailed Description**

## **8.1 Overview**

The ADS54T01 is a 12-bit, single channel ADC that operates at sampling rates of up to 750 Msps. This device has excellent SFDR over a large input frequency range and low noise performance. The ADC accepts differential signals for the clock input and analog input buffers. The analog input buffer provides an isolated signal from the source with a high-impedance input.

## **8.2 Functional Block Diagram**



**Figure 8-1. Functional Block Diagram**

# **8.3 Feature Description**

### **8.3.1 Test Pattern Output**

The ADS54T01 can be configured to output different test patterns that can be used to verify the digital interface is connected and working properly.

To enable the test pattern mode, the high-performance mode 1 has to be disabled first through the SPI register write. Then different test patterns can be selected by configuring registers x3C, x3D, and x3E. All three registers must be configured for the test pattern to work properly.

First set HP1 = 0 (Addr 0x01, D01)

Internally the test pattern replaces the sampled data from the ADC. However at the LVDS outputs the output data is still subject to burst mode operation. In low-resolution output, the LSBs of the test pattern are replaced with 0 s.



#### **Figure 8-2. Test Pattern Selection**









For normal operation, set HP1 = 1 (Addr 0x01, D01) and 0x3C, 0x3D, and 0x3E all to 0.

### **8.3.2 Clock Inputs**

The ADS54T01 clock input can be driven differentially with a sine wave, LVPECL, or LVDS source with little or no difference in performance. The common-mode voltage of the clock input is set to 0.9 V using internal 2-kΩ resistors. This allows for AC coupling of the clock inputs. The termination resistors should be placed as close to the clock inputs as possible to minimize signal reflections and jitter degradation.



Recommended differential clock driving circuit

**Figure 8-3. Recommended Differential Clock Driving Circuit**

#### **8.3.3 SNR and Clock Jitter**

The signal-to-noise ratio of the ADC is limited by three different factors: the quantization noise is typically not noticeable in pipeline converters and is 72 dB for a 12-bit ADC. The thermal noise limits the SNR at low input frequencies while the clock jitter sets the SNR for higher input frequencies.



$$
SNR_{ADC}[dBc] = -20 \times log \sqrt{10 - \frac{SNR_{Quantization\_Noise}}{20}}^2 + \left(10 - \frac{SNR_{ThermalNoise}}{20}\right)^2 + \left(10 - \frac{SNR_{Jitter}}{20}\right)^2 \tag{1}
$$

Use Equation 2 to calculate the SNR limitation due to sample clock jitter.

$$
SNRJitter [dBc] = -20 \times log(2\pi \times fIN \times tJitter)
$$
\n(2)

The total clock jitter ( $t_{\text{Jitter}}$ ) has three components: the internal aperture jitter (100 fs for ADS54T01) which is set by the noise of the clock input buffer, the external clock jitter, and the jitter from the analog input signal. Use Equation 3 to calculate the total clock jitter.

$$
T_{\text{Jitter}} = \sqrt{\left(T_{\text{Jitter,Ext.Clock\_Input}}\right)^2 + \left(T_{\text{Aperture}\_\text{ADC}}\right)^2}
$$
\n(3)

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as bandpass filters at the clock input while a faster clock slew rate improves the ADC aperture jitter.

The ADS54T01 has a thermal noise of 61.2 dBFS and internal aperture jitter of 100 fs. Figure 8-4 shows the SNR depending on amount of external jitter for different input frequencies.



**Figure 8-4. SNR vs. Frequency and External Clock Jitter**

#### **8.3.4 Analog Inputs**

The ADS54T01 analog signal input is designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source which enables great flexibility in the external analog filter design as well as excellent 50  $\Omega$  matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit which results in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to 1.9 V using 500-Ω resistors which allows for AC coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.25 V) and (VCM – 0.25 V), resulting in a 1.0 Vpp (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz.





**Figure 8-5. Analog Input Internal Circuitry**

#### **8.3.5 Over-Range Indication**

The ADS54T01 provides a fast over-range indication on the OVRA/B pins. The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and it gets presented after just 12 clock cycles enabling a quicker reaction to an overrange event. The OVR threshold can be configured using SPI register writes.

The input voltage level at which the overload is detected is referred to as the threshold and is programmable using the over-range threshold bits. The threshold at which fast OVR is triggered is (full-scale × [the decimal value of the FAST OVR THRESH bits] /16). After reset, the default value of the over-range threshold is set to 15 (decimal) which corresponds to a threshold of 0.56 dB below full scale  $(20 \times \log(15/16))$ .



**Figure 8-6. OVR Detection Threshold**



#### <span id="page-25-0"></span>**8.3.6 Interleaving Correction**

The data converter channel consists of two interleaved ADCs each operating at half of the ADC sampling rate but 180° out of phase from each other. The front end track and hold circuitry is operating at the full ADC sampling rate which minimizes the timing mismatch between the two interleaved ADCs. In addition, the ADS54T01 is equipped with internal interleaving correction logic that can be enabled through a SPI register write.



**Figure 8-7. Interleaving Correction Block Diagram**

The interleaving operation creates 2 distinct and interleaving products:

- Fs/2 Fin: this spur is created by gain timing mismatch between the ADCs. Since internally the front end track and hold is operated at the full sampling rate, this component is greatly improved and mostly dependent on gain mismatch.
- Fs/2 Spur: due to offset mismatch between ADCs



**Figure 8-8. Interleaving Correction Spurs**

The auto correction loop can be enabled through a SPI register write in address 0x01. By default, the auto correction function is disabled for lowest possible power consumption. The default settings for the auto correction function should work for most applications. However please contact Texas Instruments if further fine tuning of the algorithm is required.

The auto correction function yields best performance for input frequencies below 250 MHz.

#### **8.3.7 High-Resolution Output Data**

After trigger, the data outputs DA[11..0] are 12-bit resolution for  $2^N$  samples, where N is a programmable register with a range  $10 \le N \le 25$  (corresponding to 1024 to 33554432 samples).





**Figure 8-9. High-Resolution Data Output Timing**

After the high-resolution data, the data output returns to low-resolution mode, the logic level of the HRES flag returns low and the trigger is locked out for  $2^{(N+3)}$  samples. N is the sample integer resulting in a maximum output duty cycle of 1/9. During the trigger lockout time, a low to high transition on TRIGGERP/N will be ignored. After the  $2^{N+3}$  low-resolution samples, the TRIGGERP/N is re-enabled for the next valid data burst.

### **8.3.8 Low-Resolution Output Data**

There are two different options for the low-resolution output data and the selection is made through SPI register control. The data can either be output at full speed (ADC sampling rate) with the output resolution limited to 7 bit (7 MSBs). Alternatively the output resolution can be selected to 11 bit (11 MSBs) but at a reduced effective data rate where every  $4<sup>th</sup>$  sample gets repeated four times.

#### **8.3.9 Full Speed – 7 Bit**

The output data rate and timing is exactly the same as the high-resolution data, only the output resolution is limited to the 7 MSBs.

Full Speed Low Resolution



**Figure 8-10. Full-Rate, Low-Resolution Output Data Timing**

#### **8.3.10 Decimated Low-Resolution Output Data**

In decimated low-resolution mode, the output data is limited to 11 bits and every sample is repeated four times, so the effective data rate is 1/4 of ADC sampling rate. The latency of the ADC sample to output sample is exactly the same as for high-resolution data—there is no uncertainty in which conversion sample results in the valid output data. This is because the output continues to run at the ADC sample rate in decimated low-resolution mode where only the resolution is changed and three out of four samples are deleted.



<span id="page-27-0"></span>

**Figure 8-11. Decimated Low-Resolution Output Data Timing Diagram**

### **8.3.11 Multi Device Synchronization**

The ADS54T01 simplifies the synchronization of data from multiple ADCs in one common receiver. Upon receiving the initial SYNC input signal, the ADS54T01 resets all the internal clocks and digital logic while also starting a SYNCOUT signal which operates on a 5-bit counter (32 clock cycles). Therefore, by providing a common SYNC signal to multiple ADCs, their output data can be synchronized as the SYNCOUT signal marks a specific sample with the same latency in all ADCs. The SYNCOUT signal then can be used in the receiving device to synchronize the FIFO pointers across the different input data streams. Thus the output data of multiple ADCs can be aligned properly even if there are different trace lengths between the different ADCs.



**Figure 8-12. Multi Device SYNC**

The SYNC input signal should be a one-time pulse to trigger the periodic 5-bit counter for SYNCOUT or a periodic signal repeating every 32 CLKIN clock cycles. The signal is registered on the rising edge of the ADC input clock (CLKIN). Upon registering the initial rising edge of the SYNC signal, the internal clocks and logic get reset which results in invalid output data for 36 samples (1 complete sync cycle and 4 additional samples). The SYNCOUT signal starts with the next output clock (DACLK) rising edge and operates on a 5-bit counter. If a SYNCIN rising edge gets registered at a new position, the counter gets reset and SYNCOUT starts from the new position.

The ADS54T01 output interface operates with a DDR clock, therefore the synchronization can happen on the rising edge or falling edge sample. Synchronization on the falling edge sample will result in a half cycle clock stretch of DACLK. For convenience, the SYNCOUT signal is available on the ChA output LVDS bus.

When using decimation, the SYNCOUT signal still operates on 32 clock cycles of CLKIN, but because the output data is decimated by 2, only the first 18 samples should be discarded.

<span id="page-28-0"></span>



**Figure 8-13. SYNC Timing Diagram**

# **8.4 Device Functional Modes**

#### **8.4.1 Power-Down Modes**

The ADS54T01 can be configured through a SPI write (address x37) to a standby, light, or deep sleep power mode which is controlled by the ENABLE pin. The sleep modes are active when the ENABLE pin goes low. Different internal functions stay powered up which results in different power consumption and wake up time between the two sleep modes.

<b>Sleep Mode</b>	<b>Wake-Up Time</b>	<b>Power Consumption With Auto</b> <b>Correction Disabled</b>	<b>Power Consumption With</b> <b>Auto Correction Enabled</b>
Complete Shutdown	$2.5 \text{ ms}$	7 mW	7 mW
Standby	$100 \mu s$	7 mW	7 mW
Deep Sleep	$20 \mu s$	350 mW	475 mW
Light Sleep	$2 \mu s$	655 mW	780 mW

**Table 8-3. Sleep Mode Power Consumption**

#### **8.4.2 Feedback Mode: Burst Mode**

In burst mode, the output data is alternated between a high-resolution, 12-bit output of  $2^N$  samples and a lowresolution, 7-bit or 11-bit output of  $2^{N+3}$  samples. Burst mode is enabled through a SPI register write and there are two basic operating modes available: a manual trigger mode where the high-resolution output is initiated through an external trigger and an auto-trigger mode where the internal logic transitions to a high-resolution output immediately after transmitting the last low-resolution sample. After burst mode is enabled through a SPI register write, the ADS54T01 transmits 2<sup>13</sup> low-resolution samples and the trigger command is locked out until completion.

The parameter N can be changed through the SPI at any time. The change will go into effect with the next output cycle, starting with the transmission of low-resolution samples. The default value for N after reset is N=10.

N limit	10 (minimum)	25 (maximum)
Number of low resolution samples per cycle $(2^{N+3})$	8.192	268,435,456
Number of high resolution samples per cycle $(2^N)$	1.024	33.554.432
Total amount of samples per cycle	9.216	301,989,888

**Table 8-4. Burst Mode Samples Per Cycle**



#### **Table 8-4. Burst Mode Samples Per Cycle (continued)**



#### **8.4.3 Receive Mode: Decimation Filter**

Figure 8-14 shows that each channel has a digital filter in the data path.



**Figure 8-14. Decimation Filter Block Diagram**

The filter can be programmed as a low-pass or a high-pass filter and the normalized frequency response of both filters. The decimation filter response has a 0.1-dB pass-band ripple with approximately 41% pass-band bandwidth. The stop-band attenuation is approximately 40 dB.



**Figure 8-15. Decimation Filter Response Figure 8-16. Decimation Filter Response**



#### **8.4.4 Manual Trigger Mode**

The control of the high-resolution output is shown below along with the two output flags (TRDY and HRES).





**Figure 8-17. Triggering High Resolution Mode and Lockout Time**

After enabling burst mode, the output data DA $[11..0]$  are forced to low-resolution mode for  $2^{13}$  samples. During that period, any trigger signal is ignored. The completion of the low-resolution sample cycle is signaled by a logic high on the TRDY output pins indicating that a high-resolution (12-bit) data output burst can be triggered by a low-to-high transition on the TRIGGER input. The ADC monitors the TRIGGER input at each rising edge of the input clock.

The high-resolution output data starts with a delay of  $t_{TRIG-DE|AY}$  = 1-2 DACLK clock cycles and is indicated through the HRES data flag which stays high for all  $2^N$  high-resolution samples. At completion the register value for N is verified and transmission of  $2^{(N+3)}$  low-resolution data immediately follows. When the last low-resolution sample is output on the output data bus, the flag TRDY is asserted high again indicating the end of the lockout period and the next  $2^N$  high-resolution samples can be triggered again.

### **8.4.5 Auto Trigger Mode**

This mode is enabled by setting the auto trigger bit through a SPI register write and the DA data outputs start in low resolution for  $2^{13}$  samples. Immediately following completion of transmission of the last low resolution sample, the outputs automatically start transmitting 2<sup>10</sup> high-resolution samples without the need for external trigger ensuring maximum efficiency. Any input signal on the TRIGGER pins is ignored and the TRDY flag will go high only for one clock cycle with the start of the high-resolution data.

The output flag HRES is aligned with the  $2^N$  high-resolution output samples and the parameter N can be changed until the next output cycle starts again with low-resolution output data.







## <span id="page-31-0"></span>**8.5 Programming**

The serial interface (SIF) included in the ADS54T01 is a simple 3 or 4 pin interface. In normal mode, 3 pins are used to communicate with the device. There is an enable (SDENB), a clock (SCLK) and a bidirectional IO port (SDIO). If the user would like to use the 4-pin interface one write must be implemented in the 3-pin mode to enable 4-pin communications. In this mode, the SDO pin becomes the dedicated output. The serial interface has an 8-bit address word and a 16-bit data word. The first rising edge of SCLK after SDENB goes low will latch the read/write bit. If a high is registered, then a read is requested. If it is low, then a write is requested. SDENB must be brought high again before another transfer can be requested. The signal diagram is shown below:

#### **8.5.1 Device Initialization**

After power up, TI recommends to initialize the device through a hardware reset by applying a logic low pulse on the SRESETb pin (of width greater than 20 ns), as shown in Figure 8-19. This resets all internal digital blocks (including SPI registers) to their default condition.









Recommended Device Initialization Sequence:

- 1. Power up
- 2. Reset ADS54T01 using hardware reset.
- 3. Apply clock and input signal.
- 4. Set register 0x01 bit D15 to "1" (ChA Corr EN) to enable gain/offset correction circuit and other desired registers.
- 5. Set register 0x03 bit D14 to "1" (Start Auto Corr ChA). This clears and resets the accumulator values in the DC and gain correction loop.
- 6. Set register 0x03 bit D14 to "0" (Start Auto Corr ChA). This starts the DC and gain auto-correction loop.

#### **8.5.2 Serial Register Write**

The internal register of the ADS54T01 can be programmed following these steps:

- 1. Drive SDENB pin low
- 2. Set the R/W bit to "0" (bit A7 of the 8-bit address)



- 3. Initiate a serial interface cycle specifying the address of the register (A6 to A0) whose content has to be written
- 4. Write 16-bit data which is latched on the rising edge of SCLK



### **Figure 8-20. Serial Register Write Timing Diagram**



#### **Table 8-6. Timing Requirements**

(1) Typical values at +25°C; minimum and maximum values across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD3V  $= 3.3$  V, AVDD, DRVDD = 1.9 V, unless otherwise noted.

#### **8.5.3 Serial Register Readout**

The device includes a mode where the contents of the internal registers can be read back using the SDO/SDIO pins. This read-back mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

- 1. Drive SDENB pin low
- 2. Set the RW bit (A7) to "1". This setting disables any further writes to the registers
- 3. Initiate a serial interface cycle specifying the address of the register (A6 to A0) whose content has to be read.
- 4. The device outputs the contents (D15 to D0) of the selected register on the SDO/SDIO pin
- 5. The external controller can latch the contents at the SCLK rising edge.
- 6. To enable register writes, reset the RW register bit to "0".



**Figure 8-21. Serial Register Read Timing Diagram**



# <span id="page-33-0"></span>**8.6 Register Maps**

## **8.6.1 Serial Register Map**



# **Table 8-7. Serial Registers**

(1) Multiple functions in a register can be programmed in a single write operation.

### **8.6.2 Description of Serial Interface Registers**



1 Auto trigger mode enabled





# D15 **Corr EN (should be enabled for maximum performance)** Default 0

- 
- 0 auto gain correction disabled 1 auto gain correction enabled
- D3 **Data Format** Default 0
- 0 Two's complement
- 1 Offset Binary

#### D1 **HP Mode 1** Default 0

1 Must be set to 1 for optimum performance



#### D14 Read back 1.

D13 Read back 1.

D10-D7 **Over-range threshold** The over-range detection is triggered 12 output clock cycles after the overload condition occurs. The threshold at which the OVR is triggered = 1.0V x [decimal value of <Over-range threshold>]/16. After power up or reset, the default value is 15<br>(decimal) which corresponds to a OVR threshold of 0.56dB below fullscale (20\*log(15/16)). This OVR t to both channels.

Default 1111







**[ADS54T01](https://www.ti.com/product/ADS54T01)**





[SLAS918B](https://www.ti.com/lit/pdf/SLAS918) – DECEMBER 2012 – REVISED APRIL 2022 **[www.ti.com](https://www.ti.com)**











D14, 11, 9, 8, 4, 3 Must be set to 1 for maximum performance Default 1



D8-D0 **Temp Sensor Internal temperature sensor value** – read only



D15-D0 **Reset**

Default 0000 This is a software reset to reset all SPI registers to their default value. Self clears to 0.

1101001011110000 Perform software reset





















 $\pmb{0}$ 



0 OVRA output buffer powered down

1 OVRA output buffer enabled



# D15-D0 **LVDS Output Bus EN** Default FFFF

Individual LVDS output pin power down

0 Output is powered down

1 Output is enabled

- D15 corresponds to TRDYP/N (pins N7, P7)
- D14 corresponds to HRESP/N (pins N6, P6)
- D13 SYNCOUTP/N (pins N5, P5)
- D12 Pins N4, P4 (no connect pins) which are not used and should be powered down for power savings
- D11-D0 corresponds to DA11-DA0

<span id="page-38-0"></span>

# **9 Power Supply Recommendations**

The device requires a 1.8-V nominal supply for AVDDC, AVDD18, DVDD, DVDDLVDS, and IOVDD. The device also requires a 3.3-V supply for AVDD33. There are no specific sequence power-supply requirements during device power-up. AVDDC, AVDD18, DVDD, DVDDLVDS, IOVDD and AVDD33 can power up in any order.



# <span id="page-39-0"></span>**10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **10.2 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

### **10.3 Trademarks**

TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **10.5 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

# **11 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Feb-2022

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

# **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Feb-2022



\*All dimensions are nominal



# **TEXAS INSTRUMENTS**

## **TRAY**

www.ti.com 14-Feb-2022



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **ZAY0196A NFBGA - 1.4 mm max height**

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **ZAY0196A NFBGA - 1.4 mm max height**

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



# **EXAMPLE STENCIL DESIGN**

# **ZAY0196A NFBGA - 1.4 mm max height**

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated