

Datasheet

DS000586

2-Channel Time-to-Digital Converter

v1-00 • 2018-May-11

Content Guide

dm **I**

1 General Description

The AS6501 is a high performance time-to-digital converter (TDC) frontend device. Highest measurement performance and highest data throughput is achieved on two channels, each on with LVDS stop inputs and LVDS serial outputs. High configuration flexibility and unlimited measurement range cover many applications. They range from portable handheld laser range equipment to ambitious time-of-flight measurements of highest performance, as e.g. done in medical imaging applications.

AS6501 calculates all stop measurements inside, proportional to the applied reference clock. Combinations of best single shot accuracy of 10 ps with lowest pulse-to-pulse spacing < 5ns and maximum data throughput rate of 70 MSPS per stop input are possible.

1.1 Key Benefits & Features

The benefits and features of AS6501, 2-Channel Time-to-Digital Converter, are listed below:

Figure 1:

Added Value of Using AS6501

1.2 Applications

- **●** Automated test equipment
- **●** Laser range measurement
- **●** Medical imaging
- **●** Time-of-flight measurement
- **●** Particle physics
- **●** Lidar

1.3 Block Diagram

The functional blocks of this device are shown below:

Figure 2: Functional Blocks of AS6501

2 Ordering Information

3 Pin Assignment

3.1 Pin Diagram

Figure 3: AS6501 QFP48

3.2 Pin Description

Figure 4:

Pin Description of AS6501 QFP48

amin

am

4 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5:

Absolute Maximum Ratings of AS6501

(1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices." The lead finish for Pb-free leaded packages is "Matte Tin" (100 % Sn)

am

5 Recommended Operation Conditions

Recommended operating ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Test conditions for guaranteed specification are expressly denoted.

Figure 6:

Recommended Operation Conditions of AS6501

(1) Recommended Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Test conditions for guaranteed specification are explicitly denoted.

6 Typical Characteristics

The following test levels apply to all following characteristics:

Figure 7: Test Levels

6.1 Converter Characteristics

General Conditions: $VDD33 = 3.3 V$; $VDD18 = 1.8 V$; $T_A = 0 °C$ to 80 °C.

Figure 8:

Converter Characteristics

am

6.2 Power Supply Characteristics

General Conditions: $VDD33 = 3.3 V$; $VDD18 = 1.8 V$; $T_A = 0 °C$ to 80 °C.

Figure 9:

Power Supply Characteristics

6.3 Reference Clock and Stop Input Requirements

General Conditions: VDD33 = 3.3 V; VDD18 = 1.8 V; $T_A = 0$ °C to 80 °C; VID = 200mV; VIC = 1.25 V; $VIL = 0 V; VIH = 3.3 V$

Figure 10:

Clock and Input Characteristics

amin

Figure 11:

Timing Symbols and Parameters

6.4 LVDS Data Interface Characteristics

General Conditions: VDD33 = 3.3 V; VDD18 = 1.8 V; T_A = 0 °C to 80 °C; VID = 200mV; VIC = 1.25 V

Figure 12:

LVDS Interface Characteristics

Figure 13:

LVDS Timing Symbols and Parameters

6.5 Serial Communication Interface

General Conditions: VDD33 = 3.3 V; VDD18 = 1.8 V; $T_A = 0$ °C to 80 °C; VIL = 0V; VIH = 3.3 V

Figure 14:

Serial Communication Interface Characteristics

OMNIT

Figure 15: Write and Incremental Write

Figure 16: Read and Incremental Read

6.6 Typical Operating Characteristics

Figure 17:

STOP, HIGHRES 4x, Histogram 100000 Values

Figure 18: STOPB – STOPA, HIGHRES 4x, Histogram 100000 Values

dm **I**

Figure 20: STOPB – STOPA, HIGHRES Off, Histogram 100000 Values

Figure 21: Integral Non-Linearity

am

7 Register Description

7.1 Register Overview

The configuration registers are organized in 17 addresses of one byte. All configuration registers are accessible via the SPI interface with the spiopc_write_config and spiopc_read_config. The result read registers are organized in 12 addresses of one byte. All result read registers are accessible via the SPI interface with spiopc read result. Users can read and write register individually or with an incremental access.

Figure 22:

Configuration Register Overview

All register are read/write with 0 as default value, besides registers 13 and 14 with 5 as default value. The fixed values are assigned by **ams**: Unless otherwise suggested, they should be set as shown in this table.

Figure 23: Result Register Overview

7.2 Detailed Register Description

7.2.1 CFG0 Register (Address 0)

The PIN_ENA registers activate the LVDS input or output drivers of the related pins. Main purpose of PIN_ENA is cutting of current consumption of differential LVDS buffers to nearly zero. But also with CMOS input levels the pins have to be activated accordingly. Unused inputs has to be tied to VDD33.

Figure 24: CFG0 Register

Addr: 0		CFG0			
Bit	Bit Name	De- fault	$Ac-$ cess	Bit Description	
	PIN_ENA STOPA		RW	Activation on stop event input pin STOPA $0 =$ Stop input pins not active 1:= Stop input pins active	
	Fixed value:		RW	(0b)	

7.2.2 CFG1 Register (Address 1)

Figure 25: CFG1 Register

am

7.2.3 CFG2 Register (Address 2)

Figure 26: CFG2 Register

am

7.2.4 CFG3, CFG4, CFG5 Registers (Addresses 3 to 5)

These registers combine for a 20-bit value.

Figure 27: CFG3, CFG4, CFG5 Registers

7.2.5 CFG6 Register (Address 6)

Figure 28: CFG6 Register

7.2.6 CFG7 Register (Address 7)

Figure 29: CFG7 Register

7.2.7 CFG8 to CFG15 Register (Addresses 8 to 15)

For registers 8 to 15 use the default fixed values as shown in the [Register Overview.](#page-21-1)

OMIT

7.2.8 CFG16 Register (Address 16)

Figure 30: CFG16 Register

7.2.9 CHANNELA Result Register (Addresses 8 to 13)

ChannelA register is made of 6 bytes. Three bytes for the reference index REFID, three bytes for the time stamp:

Figure 31: CHANNELA Register

Address	Name	Description	Format		
8		REFERENCE INDEX CH1 BYTE #3			
9	REFID1	REFERENCE INDEX CH1 BYTE #2	$REFID = 2^{16} \times BYTE#3 + 2^8 \times BYTE#2 + BYTE#1$		
10		REFERENCE INDEX CH1 BYTE #1			
11		STOP RESULT CH1 BYTE #3			
12	TSTOPA	STOP RESULT CH1 BYTE #2	TSTOP = $2^{16} \times$ BYTE#3 + $2^8 \times$ BYTE#2 + BYTE#1		
13		STOP RESULT CH1 BYTE #1			

REFID is the reference index of the preceding reference clock edge.

TSTOP is the ratio of the internal measured times of tstop over the scaled by the configured REFCLK_DIVISONS. For details see section [Time Measurements and Results.](#page-29-1)

7.2.10 CHANNELB Result Register (Addresses 20 to 25)

ChannelA register is made of 6 bytes. Three bytes for the reference index REFID, three bytes for the time stamp:

Figure 32: CHANNELB Register

REFID is the reference index of the preceding reference clock edge.

TSTOP is the measured time as ratio of the internal measured times of tstop over tree scaled by the configured REFCLK_DIVISONS. For details see section [Time Measurements and Results.](#page-29-1)

8 Detailed Description

8.1 Time Measurements and Results

8.1.1 Measurements of AS6501

The reference clock is the framework for all time measurements. The clock pulses are measured continuously by the TDC as time reference point for stop pulses and as internal reference period. The measurement of the stop events always refers to the preceding reference clock. Additionally, the reference clock is counted continuously and the actual count is assigned as reference index to a stop pulse.

- t_{REF} is the internal TDC measurement of the reference clock period
- t_{STOP} is the internal TDC measurement of a stop to the preceding reference clock
- REFID is the index of reference period where the measured stop occurred

Figure 33: AS6501 Time Measurement

8.1.2 Output Results

Each stop generates a dataset that consists of two values TSTOP and REFID:

REFID is the reference index of the preceding reference clock pulse to TSTOP. The reference index is necessary to indicate the relationship of stop pulses that belong to different reference clock periods. The maximum length of the reference index is 20 bits.

TSTOP is the ratio of the internal measured times of t_{STOP} over t_{REF} scaled by the configured REFCLK_DIVISONS. The readout result TSTOP is always less than configured REFCLK_DIVISONS.

The resulting LSB at the output interface should be chosen much lower than the single shot resolution of AS6501. For details, see chapter [Coding of Results.](#page-43-0) Suitable values are e.g. 1 ps, 5 ps or 10 ps.

Figure 34: Time Calculation

8.1.3 Calculation of Time Differences

The results of the AS6501 are the time intervals from stop event pulses to the preceding reference clock pulses. In many applications, the time difference between stop event pulses is desired. This happens e.g. in case of a quartz as a reference clock. Depending on the application and the measurement setup, several approaches are possible to calculate the time between two stops in the connected microprocessor or FPGA.

Figure 35: Calculating Time Differences

GENERAL APPROACH

On the output interface, either SPI or LVDS, both data REFID and TSTOP are available. With these data, it is possible to calculate time differences between stops. The maximum time difference depends on the bit width of the reference index (see also chapter [Maximum Time Differences\)](#page-44-0).

 Δt_{13} = (TSTOP3 – TSTOP1) + (REFID3 - REFID1) * REFCLK_DIVISIONS

In two special cases it is not necessary to readout the REFID:

STOPS IN THE SAME REFERENCE CLOCK PERIOD

In applications where stops occur always in the same reference period, it is not necessary to read out the reference index. It is sufficient to read out just the stop results and to calculate the difference:

 Δt_{12} = TSTOP2 – TSTOP1 if REFID2 = REFID1

● TIME DIFFERENCE SMALLER THAN REFERENCE CLOCK

In applications where the measured time difference ∆t is always smaller than the reference clock period TREF but not necessarily in the same reference clock period, it is often sufficient to read out just the stop results without the reference index by distinguishing positive and negative time difference:

 $\Delta t_{23} = (TSTOP3 - TSTOP2)$ if $TSTOP3 - TSTOP2 > 0$ Δt_{23} = (TSTOP3 – TSTOP2) + REFCLK_DIVISIONS if TSTOP3 – TSTOP2 < 0

8.2 Resolution

8.2.1 RMS-Resolution versus Effective Resolution

The RMS resolution of a TDC is the root-mean-square-value of a set of single shot time measurements. TDC do not have an obvious full scale definition, as the time they are measuring is unlimited. Therefore, the definition of an effective resolution in number of bits likewise in ADC is not feasible.

8.2.2 High Resolution

For achieving best single-shot RMS resolution, AS6501 offers a complete integrated solution. During the initial sampling, the stop event is internally delayed and sampled again, after the first sample was stored in the FIFO. All samples of one stop event are averaged inside of the AS6501 and occur as one result with lower conversion noise at the output interface. With HIGH_RESOLUTION it is possible to configure internal 2 or 4 samples of one event. Due of the internal delay and the multiple samples the conversion latency t_{conv} and the pulse-to-pulse spacing t_{PPS} increase as well as the maximum FIFO DEPTH decreases. In order to compensate these drawbacks, it is possible to use HIGH_RESOLUTION with both CHANNEL_COMBINATION modes and to achieve the excellent

pulse-to-pulse spacing of channel combination mode, doubled FIFO depth per stop input and higher resolution.

8.3 Combining Two Stop Channels

8.3.1 Channel Combination for Low Pulse-to-Pulse Spacing

With CHANNEL_COMBINE set to "PULSE_SPACING", the two stop channels A & B are connected to one input pin STOPA. The stop events at the input pin are distributed alternatingly between the combined channels. Readout is indicated via FRAME or INTERRUPT pins when both channels have results in their FIFO. The advantage of combining channels lies in improved pulse-to-pulse spacing

- Excellent pulse-to-pulse spacing
- **●** Doubled FIFO depth per stop input pin
- **Higher burst storage capability**
- **●** Doubled LVDS readout rate per stop input pin
- **HIGH_RESOLUTION is applicable**

Figure 36: Channel Combination Low Pulse-to-Pulse Spacing

The outstanding low pulse-to-pulse spacing $t_{PPS, CCH}$ is achievable only for a single pulse pair. After a pulse pair, the regular pulse-to-pulse spacing t_{PPS} must be awaited, before capturing the next pulse becomes possible. Measurements with HIGH_RESOLUTION will increase the regular pulse-to-pulse spacing but the low pulse-to-pulse spacing tPPS, CCH is not affected.

Figure 37:

Channel Combination Low Pulse-to-Pulse Spacing

Information

- With LVDS outputs the FRAME pins of combined channels are active together.
- SPI readout of combined channel pairs is permitted only pairwise like CHA-CHB-CHA-CHB-.
	- But it is not permitted to read one channel twice like CHA-CHA-CHB-CHB-.

8.3.2 Channel Combination for Pulse Width Measurement

With CHANNEL_COMBINE set to "PULSE_WIDTH" the two internal stop channels A & B are connected to one input pin STOPA. The rising edges are measured by channel A, falling edges are measured by channel B. Readout starts on both channels simultaneous when a rising and falling edge was measured.

HIGH_RESOLUTION or COMMON_FIFO_READ is fully applicable

Figure 38:

Channel Combination Pulse Width Measurement

NEEL

Note: For internal processing reasons, after the conversion latency t_{PPS} the next pulses can be captured earliest. Measurements with HIGH_RESOLUTION will increase the conversion latency but minimum pulse width t_{PWH,STOP} is not affected.

Figure 39:

Channel Combination Pulse Width Measurement

- With LVDS output the FRAME pins of combined channels are active together.
- **●** SPI readout of combined channel pairs is permitted only pairwise like CHA-CHB-CHA-CHB-. But it is not permitted to read one channel twice like CHA-CHA-CHB-CHB-.

8.4 Input Pins for Time Measurement

The following diagram show the relevant input pins for the reference and the stops.

Figure 40: Input Circuitry

8.4.1 REFCLKP/N: Reference Clock Input

The reference clock serves as universal time base. Due to internal averaging, the phase jitter of the reference clock is non-critical. The accuracy and drift of the reference clock also does not affect the proper working of AS6501 itself. But it will directly affect the quality of the time measurement results.

8.4.2 RSTIDXP/N: Reference Index Counter Reset

With pin RSTIDX the internal counter for the reference index is set back to zero. This option may simply the overview on the reference index in the output data stream. RSTIDX is applied synchronously to the reference clock for at least a single period. After release of RSTIDX, one reference clock cycle passes before stop events are assigned with zero as reference index. The pin has to be activated with PIN_ENA_RSTIDX.

Figure 41: Reference Index Counter Reset

8.4.3 STOPAP/N, STOPBP/N: Stop Channels

Inputs for the stop signals. The positive edges of the stop signals are measured versus the preceding reference clock edge.

The chip has two independent stop channels. With CHANNEL_COMBINE variations of this normal operation mode can be achieved.

8.4.4 Input Levels, CMOS or LVDS

All input pins, STOPA and STOPB, REFCLK and RSTIDX can be switched in common to CMOS input levels with CMOS_INPUT configuration. Tie the unused negative inputs to TVDD33.

● Termination of differential LVDS input pins

There is no integrated termination. It is necessary to place termination resistors on the PCB near to the input pins. The default termination for LVDS signals is to have single 100 Ω resistors between the differential lines.

Connecting unused LVDS inputs

Any kind of unused LVDS inputs (e.g. STOPA to STOPB, REFCLK, RSTIDX, LCLKIN) have to be pulled up to VDD33 and disabled by setting PIN_ENA to zero. Unused channels should also be switched off with HIT_ENA_STOPA or HIT_ENA_STOPB.

Figure 45: Unused LVDS

Software enable (HIT_ENA_STOPA/B)

Setting the configuration bits HIT_ENA_STOPA, HIT_ENA_STOPB applies a software enable for stop channels A and B.

Pin ENABLE (PIN_ENA_XXX)

The pin enable registers PIN_ENA_STOPA and PIN_ENA_STOPB, PIN_ENA_REFCLK and PIN_ENA_RSTIDX activate the LVDS input or output drivers of the related pins. Main purpose of PIN_ENA is cutting of current consumption of unused differential LVDS buffer to nearly zero. But also with CMOS INPUTs the pin need to be activated. In case of the LVDS output interface, PIN_ENA_STOPA and PIN_ENA_STOPB enable also the according LVDS output drivers.

8.5 LVDS Output Interface

8.5.1 Digital Output Interface

Each stop channel has its own serial interface with a data output SDO pin and a FRAME pin to indicate the MSB. Data output is supported on falling edges (SDR, single data read) or rising and falling edges (DDR, double data read). The operating clock is looped from LCLKIN through the chip to LCLKOUT pin. The data at SDO and FRAME pins have stable timing relation a t_{DV,LVDS} to LCLKOUT. The FRAME indicate the first 8 bits of an output sequence. On the SDO pin the reference index is output first, and the stop result follows that. The bit width of both results is configurable by STOP_DATA_BITWIDTH and REF_INDEX_BITWIDTH. With careful configuration data overhead can be avoided in favor of higher conversion rates.

8.5.2 Output Setup and Configuration:

LVDS output interface is activated configuring LVDS_ENA_LVDSOUT =1. The clock at the input LCLKIN is looped through the chip to pins LCLKOUT. The phase of SDO and FRAME pins are in stable relation to LCLKOUT. The SDO and FRAME pins needed for output are activated according to the configuration of PAD_ENA_STOPA to PAD_ENA_STOPB and CHANNEL_COMBINE.

Figure 46: LVDS Outputs

8.5.3 LVDS Output Buffers

The LVDS output buffers SDOA, SDOB, FRAMEA, FRAMEB, and LCLKOUT are designed for 200mV voltage swing with external 100 Ω termination.

Unused LVDS output buffers can be left unconnected.

8.5.4 Differential LCLKIN Input

Termination: No integrated termination resistors are provided. A termination resistor of 100 Ohm should be placed near the input pin.

Connection of unused LCLKIN input: LCLKIN input has to be pulled up to VDD33 and disabled by configuring PIN_ENA_LVDS to zero.

Figure 47: LCLKIN Input

olm III

8.5.5 LVDS Single Data Read Output Interface (SDR)

In single data read mode (LVDS_DOUBLE_DATA_RATE = 0) the data and frame bits are clocked on the falling edge of LVDS output clock LCLKOUT. The data bits are stable during the following rising edge of LCLKOUT.

Figure 48: LVDS Outputs SDR

Information

Bit width of the reference index and the stop result is configured by STOP_DATA_BITWIDTH and REF_INDEX_BITWIDTH

8.5.6 LVDS Double Data Read Output Interface (DDR)

With double data read mode the readout rate is doubled or alternatively the LVDS clock frequency can be halved with constant readout rate. The data and frame bits are clocked on rising and falling edges of LCLKOUT. Both bits, data and frame, are delayed by t_{DV,LVDS} to LCLKOUT in order to grant sufficient hold time for the receiving device. With configuration parameter LVDS_DATA_VALID_ADJUST the delay can be adjusted for all LVDS outputs in common.

Figure 49: LVDS Outputs DDR

Information

H

Bit width of the reference index and the stop result is configured by STOP_DATA_BITWIDTH and REF_INDEX_BITWIDTH

8.5.7 LVDS Output Test Pattern

Setting LVDS_TEST_PATTERN = 1 the interface continuously outputs the following fixed test patterns. All stop events are ignored.

Depending on the configuration of the output format width (REF_INDEX_BITWIDTH, STOP_DATA_BITWIDTH) only the corresponding lower bits of the reference index and the stop result are transmitted.

8.6 SPI Communication Interface

8.6.1 General

The SPI interface is implemented to

- Reset the chip to power on state
- Write configuration registers
- **●** Verify configuration or status registers
- **●** Initialize and restart measurements

• Byte-wise readout of results from the read registers (see [Figure 31\)](#page-27-3) via SPI instead via serial LVDS outputs

The serial interface is compatible with the 4-wire SPI standard in Motorola specification:

Clock Phase Bit = 1 Clock Polarity Bit = 0

8.6.2 Detailed Pin Description

● Pin SSN

The 'Slave Select Not' line is the HIGH-active reset for the serial interface. When set to LOW, the interface is ready for serial shift of data into or out of the device. Each access POR, INIT, READ or WRITE has to start with a positive pulse on SSN.

● Pin SCK

The 'Serial Clock' line is the driving clock which starts at LOW level and expects HIGH active pulses.

● Pin MOSI

The 'Master Out Slave In' line is the serial data input of the device. Data takeover is done with the falling edge of SCK. The MSB is sent first.

● Pin MISO

At 'Master In Slave Out' line, the serial data are clocked out of the chip with the rising edge of SCK. When SSN is set to HIGH, then the data output pin MISO is in high-Z state. The MSB is sent first.

● Pin INTERRUPT

A low level at the interrupt pin indicates to the receiving device that data are available.

8.6.3 Communication Commands (Opcodes)

Figure 50: Opcodes Overview

● Power-ON Reset

After stabilization of all VDD33 and VDD18 the device expects the opcode spiopc_power = 0x30 to be sent via the SPI interface for power on reset. After the last bit of the opcode the reset remains active during t_{HD,SSN} before the device is ready for the next read or write access. After the reset, the measurement is stopped and the configuration registers are set to internal defaults of the chip.

Figure 51: Power-On Reset Opcode

● Initialization Reset

After the configuration, the initialization opcode spiopc_init = $0x18$ resets again the chip to power on state, but preserves the configuration and starts the measurement. The initialization reset can be send while the reference clock or stops are applied. It takes 16 pulses of the reference clock before the stop channels are opened internally. After the initialization reset the delay t_{POR} has to be waited before next communication. The initialization reset can be applied also during measurements to restart the chip, but preserves measured data in FIFOs.

Figure 52: Init Reset Opcode

Write / Incremental Write

Write access is permitted to the configuration registers exclusively. The access starts by sending the opcode spiopc write $\text{config} = 0 \times 80$ after a positive SSN pulse. The register address is just added to spiopc_write_config. The data are sent after the opcode. Incremental write access to the successive registers is possible by sending the next data bytes. A complete configuration starts normally at register 0, followed by all register data bytes.

Figure 53: SPI Incremental Write

● Read / Incremental Read

The read access to registers starts by sending the opcodes spiopc read results $=0x60$ or spiopc read config = $0x40$ after a positive SSN pulse. The register address is just added to the opcode. After the opcode the data are clocked out at the MISO line. Incremental read access to following registers is possible by continuously reading bytes. Each register is suitable as start address for incremental access.

Figure 54: SPI Incremental Read

8.6.4 Data Readout via SPI Interface

Reading results byte-wise from AS6501 e.g. by an external microcontroller is fully supported. While using the SPI interface, data read by LVDS has to be suppressed by setting PIN_ENA_LVDS_OUT to zero or at least by not applying a clock at LCLKIN.

When reading an empty channel the results of REFINDEX and STOPRESULT are marked with 0xFFFFFF. Typically, the measurement rate of AS6501 is much higher than the readout rate possible with SPI. In this case using COMMON_FIFO_READ and BLOCKWISE_FIFO_READ is helpful to get sequential results which were measured in parallel in AS6501.

REF_INDEX_BITWIDTH and STOP_DATA_BITWIDTH are not relevant for reading via SPI.

8.7 Coding of Results

8.7.1 Configuration of LSB by REFCLK_DIVISIONS

The reference clock period is divided into subdivisions by REFCLK_DIVISIONS for the definition of the LSB of the stop results at the output interface. One subdivision corresponds to the LSB and the stop results scale into multiples of this LSB. In order to avoid quantization artefacts of the output interface, the resulting LSB has to be much smaller than the single shot resolution of AS6501. The most convenient way is choosing an LSB of 1 ps by configuring REFCLK_DIVISIONS to the picosecond value of the reference clock period. Other LSB settings are possible as well, like LSB of 5 ps or 10 ps.

Figure 55: LSB Configuration

Reference Clock Period	Reference Clock Frequency	REFCLK DIVISIONS $LSB = 1$ ps	REFCLK DIVISIONS $LSB = 5 ps$	REFCLK DIVISIONS $LSB = 10 ps$
500 ns	2 MHz	500000	100000	50000
250 ns	4 MHz	250000	50000	25000
200 ns	5 MHz	200000	40000	20000
100 ns	10 MHz	100000	20000	10000
80 ns	12.5 MHz	80000	16000	8000

Information

For LVDS output, REFCLK_DIVISIONS must not exceed the result bit width defined by STOP_DATA_BITWIDTH.

8.7.2 Examples for Codes of Time Measurements Results

Figure 56: LSB Configuration

am

(1) Time difference exceed AS6501 specification for reference clock period

(2) REFCLK_DIVISIONS decreased by one is the highest possible readout value

(3) With SPI read-out the four upper bits are unused

8.7.3 Maximum Time Differences

The following table shows the maximum possible time differences between stops, depending on the reference index bit width.

Figure 57:

Maximum Time Differences

Imi

8.8 Conversion Latency and Conversion Rate

The conversion latency t_{CONV} is the time need when an event at a stop input pin occurs until it is processed and ready for output through the interface. With LVDS instead of SPI output an additional synchronization latency to the LCLK is applied.

The conversion and synchronization latency is only applied to single events. During an output sequence of several events the conversion latency is processed in parallel during the remaining time.

Converter Latency

The conversion latency t_{CONV} is the time needed when an event at a stop input pin occurs until it is processed. Once a stop event is recognized, it has to be converted into the results of TSTOP and REFID. The basic conversion latency t_{CONV} is the same for SPI or LVDS readout. After the conversion latency has passed, the INTERRUPT pin is set to zero (if not already zero from a previous stop) and the stop result is ready for readout via the SPI interface. The conversion latency depends also on the HIGH_RESOLUTION configuration.

LVDS Synchronization Latency

For both LVDS output modes, DDR+SDR, an additional synchronization latency tsync has to be processed before the output sequence starts. With LVDS reading an additional latency tsync for synchronization to the LCLK is applied. tsync is counted in LVDS clock cycles and the output is indicated by setting the frame output pin.

8.9 Conversion Rate

Conversion rate is the rate where stop events can be measured. It is determined or limited by the peak input conversion rate or the read-out rate. The conversion rate of the stop events at the input can be higher or also lower than the read-out rate output interface. In any case, the FIFO will adapt a variable peak stop event rate and to the read-out rate.

8.9.1 Peak Conversion Rate

The peak input conversion rate is limited by the ability of AS6501 to sample, convert and store stop events in the FIFOs. The maximum peak conversion rate is limited minimal pulse-to-pulse-spacing tPPS of the chosen measuring mode. The number of conversions at peak conversion rate is given by the FIFO depth and to a certain extent by the read out rate of the interface.

8.9.2 Read-out Rate

The maximum read-out rate is reached when the output interface (either SPI or LVDS) is continuously in use for outputting the measurement results. The configured code length (LVDS: STOP_DATA_BITWIDTH and REF_INDEX_BITWIDTH, SPI: readout bytes) and the frequency define the readout capabilities.

8.9.3 Average Conversion Rate

The average conversion rate is determined either by the

- Peak input conversion rate: if the read-out rate is higher than peak input conversion rate no time event is getting lost because of a full FIFO. This is typically the case when reading out with LVDS.
- **●** Read-out rate: if read-out rate is always slower than the input conversion rate then time measurements necessarily are getting lost because the FIFO may be full. This is typically the case when reading out via SPI. In this case the configuration of BLOCKWISE_FIFO_READ and COMMON_FIFO_READ is an option even to get measured a sequence of successive stops

8.9.4 Examples for Read-Out Rate with LVDS

The conversion rate of measured stop events can be calculated by dividing the bus frequency by the number of bits, which are readout reference index and stop result. The number of bits is configured by STOP_DATA_BITWIDTH and REF_INDEX_BITWIDTH.

Figure 59:

Example Data Average Conversion Rate

Information

- Maximal throughput rate is only reached when the stop event rate at input is high enough.
- With CHANNEL_COMBINE = 1 ("Pulse Distance") the throughput rate per stop input pin is doubled, as the stop events of one input pin are alternatively measured and readout by two channels.

8.9.5 FIFOs for Adapting Peak and Average Conversion Rate

Each channel of AS6501 has a First-In-First-Out data buffer (FIFO). Generally, AS6501 is capable of measuring the incoming stops faster than the length of an output sequence. The FIFO is capable of storing up to data of 16 stop events until the data are read out. Up to a certain degree, the FIFO prevents rejection of stop events for a short time when the input stop event rate is higher than the read-out rate. But when the input data rate is constantly higher than the read-out rate, then the FIFO gets full and stop events are rejected. After a full FIFO was read out and empty space is available for stop measurement further two stops are needed to restart the FIFO (t_{FIFO} RESTART).

The maximum FIFO depth is 16, 8 or 4 stages, depending on the HIGH_RESOLUTION configuration (off, 2x, 4x).

The following figures illustrate the typical dependencies between stop event rate and the read out rate. They are applicable for both SPI and LVDS readout. The INTERRUPT pin indicates that the result is

in Tir

available for read-out through the SPI interface. For SPI a continuous readout is assumed as long as the interrupt is on low level. For LVDS output the FRAME indicates the beginning of data output at SDO line. The interrupt goes back to HIGH when all FIFOs are empty even if output is LVDS. In the figures FIFO_DEPTH = 4 is assumed. The FIFO LEVEL indicates the stop event buffered in the FIFO. A stop event will increase FIFO LEVEL by one, reading out will decrease the FIFO LEVEL.

Figure 60:

Input Stop Event Rate Is Lower than the Readout Rate

- Enough time for complete readout of first stop before the next stop event arises
- **●** Interrupt goes back to high because the FIFO is empty after read-out
- In this example, no stop events are rejected. All stops are measured and read out

Figure 61: Average Stop Event Rate Is Lower, but Peak Stop Event Rate Is Higher than the Readout Rate

- Stop events during read-out are stored in FIFO
- Stop events buffer up to FIFO LEVEL 3
- **●** In this example, no stop events are rejected. All stops are measured and read out.
- Interrupt goes back to high when all data are readout and the FIFO is empty.
- Maximal FIFO_DEPTH and HIGH_RESOLUTION limits the peak event storage

Figure 62:

Stop Event Rate Is Higher than the Readout Rate

- During read-out stop events (dots) are ignored when FIFO full at FIFO LEVEL 4.
- After reading a result from a full FIFO the next two stops events (dashed) are still ignored but used to restart the FIFO
- Interrupt is always zero because the FIFO never gets empty.

Figure 63: Stops On Both Channels

- Both channels are completely independent from each other (COMMON_FIFO_READ=0)
- In this example no stop events are rejected, because FIFOs never get full
- Interrupt remains zero as long as at least one FIFO has a valid data, interrupt gets high when all FIFO are empty

Figure 64: BLOCKWISE_FIFO_READ

- **●** A block of successive stop events are measured in a block before readout
- **●** Readout of FIFO starts not before the FIFO is full.
- During read-out stop events (dots) are ignored when FIFO full at FIFO level 4...1.
- **●** After reading all result from the FIFO the next two stops events (dashed) are still ignored but used to restart the FIFO
- Measurement starts not before the FIFO is empty.
- COMMON_FIFO_READ is applicable.

Figure 65: COMMON_FIFO_READ

- **●** All active FRAME pins are set simultaneously, as soon as all active FIFOs have value $(COMMON$ FIFO $READ = 1)$
- As long as one FIFO has no valid data, no readout is done
- **●** Interrupt doesn't fall to low before all active FIFOs have valid data
- In this example, no stop events are rejected, because FIFOs never get full.
- **BLOCKWISE_FIFO_READ is fully applicable**
- SPI readout only successively of both active FIFOs (A, B, A, B, ...). It is not permitted to read one channel twice (e.g A, A, B, B, …)

9 Application Information

9.1 Configuration Examples

Typical configuration for LVDS:

```
1 org ROM ADD CFG // config default.cfg saved on 19.09.2016 11:58
2 equal 0x401F8535 // Register 3, 2, 1, 0 
3 equal 0x43C0030D // Register 7, 6, 5, 4
4 equal 0x0A0013A1 // Register 11, 10, 9, 8
5 equal 0x7DF1CCCC // Register 15, 14, 13, 12
6 equal 0x00000000 // Register 19, 18, 17, 16
7 equal 0x00000000 // Register 23, 22, 21, 20
```
9.2 Example C++ Code

The following C++ code is provided to give an overview about how to organize the initial steps of a microprocessor, to be able to conduct a typical time measurement task with AS6501.

```
8 #include <uProcessor.h> 
9 // This is an imaginary header file defined to support this example code 
10 // -------------------------------------------------------------------------- 
11 // *** uProcessor.h *** 
12 // -------------------------------------------------------------------------- 
13 // Almost every microprocessor has a specific C++ libraries (header files) 
14 // that introduce 
15 // specific commands for data readout. Therefore, this imaginary header data 
16 // is given to support this example code. 
17 // The intention of each virtual function on this header is clearly explained 
18 // as follows. 
19 // In real projects, instead of these functions, // the user should use the 
20 // similar functions of the micro-processor which is used with AS6501. 
21 // Virtual functions: 
22 // send_byte_to_SPI( Var1 ); : send Var1 (8 Bits) through the SPI
23 // read_byte_from_SPI( Var1 ); : read 1 Byte data from SPI and write it
24 // to Var1 
25 // Virtual pin variables: 
26 // GPIO SSN : Variable (1 Bit) to control the output pin which is
27 // supposed to be connected the SSN pin of the AS6501
28 // GPIO INTERRUPT: Variable (1 Bit) to monitor the input pin which is
29 // supposed to be connected INTERRUPT pin of the AS6501 
30 // -------------------------------------------------------------------------- 
31 // *** Configuration Registers ***
```

```
olaalii
```

```
32 // -------------------------------------------------------------------------- 
33 const char config register[16] ={35,85,1F,40,0D,03,C0,43,A1,13,00,0A,CC,CC,F1,7D,00}; 
34 // A typical config settings = { config00, config01, \dots, config16 }
35 // -------------------------------------------------------------------------- 
36 // *** SPI Opcodes *** 
37 // -------------------------------------------------------------------------- 
38 const char spiopc power = 0x30; // opcode for "Power on Reset"
39 const char spiopc_init = 0x18; // opcode for "Initialize Chip and Start
40 // Measurement"
41 const char spiopc_write_config = 0x80; // opcode for "Write Configuration"
42 const char spiopc read config = 0x40; // opcode for "Read Configuration"
43 const char spiopc_read_results = 0x60; // opcode for "Read Measure Results" 
44 // -------------------------------------------------------------------------- 
45 // *** SPI Addresses *** 
46 // -------------------------------------------------------------------------- 
47 const char reference index ch1 byte3 = 8;
48 const char reference index ch1 byte2 = 9;
49 const char reference_index_ch1_byte1 = 10; 
50 const char stopresult ch1 byte3 = 11;
51 const char stopresult ch1 byte2 = 12;
52 const char stopresult ch1 byte1 = 13;
53 // \cdot \cdot \cdot \cdot54 const char stopresult ch4 byte3 = 29;
55 const char stopresult ch4 byte2 = 30;
56 const char stopresult ch4 byte1 = 31;
57 // -------------------------------------------------------------------------- 
58 // *** Other Variables *** 
59 // -------------------------------------------------------------------------- 
60 int Buffer = 0; // buffer variable used to copy the SPI data
61 char i = 0; // counter for for-loops
62 int reference index[4] = 0; // reference index data array {Ch1, Ch2, Ch3,
63 // Ch464 int stopresult[4] = \theta; // stop result data array {Ch1, Ch2, Ch3, Ch4}
65 bool config error = false; // flag that indicates if the config
66 // registers are not written correctly 
67 // ------------------------------------------------------------------------ 
68 // *** Main body of the software *** 
69 // ------------------------------------------------------------------------
70 int main(void) 
71 { 
72 // ------------------------------------------------------------------------ 
73 // *** Power on reset *** 
74 // ------------------------------------------------------------------------ 
75 GPIO SSN = 1; // Reset the SPI interface and select the slave device
76 GPIO_SSN = 0; 
77
```
m

```
78 send byte to SPI( spiopc power ); // Opcode for "Power On Reset" is sent
79 // over SPI 
80 // ------------------------------------------------------------------------ 
81 \frac{1}{4} // *** Writing the configuration registers ***
82 // ------------------------------------------------------------------------ 
83 GPIO SSN = 1; // Reset the SPI interface and select the slave device
84 GPIO SSN = 0;
85 
86 config_error = false; 
87 
88 send_byte_to_SPI( spiopc_write_config + 00 );
89 // Opcode for "Write Configuration" and config address (00) are sent over SPI
9091 for (i = 0; i < 17; i++) // Send all 17 config registers via SPI
92 send_byte_to_SPI( config_register[i] ); 
93 // ------------------------------------------------------------------------ 
94 // *** Verification of config registers *** 
95 // ------------------------------------------------------------------------ 
96 GPIO_SSN = 1; // Reset the SPI interface and select the slave device
97 GPIO_SSN = 0; 
98 
99 send byte to SPI( spiopc read config + 00 );
100 // Opcode for "Read Configuration" and config address (00) are sent over SPI 
101 
102 for ( i = 0; i < 17; i++) 
103 { 
104 read_byte_from_SPI( Buffer ); // read byte from SPI to Buffer variable
105 
106 if ( config register[i] != Buffer ) config error = true;
107 // if there was a failure in writing the config registers, then the 
108 // config_error flag is raised. 
109 } 
110 // ------------------------------------------------------------------------ 
111 // *** Initialize and start the measurement ***
112 // ------------------------------------------------------------------------ 
113 if (config_error == false ) 
114 { 
115 GPIO SSN = 1; // Reset SPI interface and select the slave device
116 GPIO SSN = 0;
117 
118 send byte to SPI( spiopc init );
119 // Opcode for "Initialize" is sent over SPI. This is required to start 
120 // measuring process 
121 // ------------------------------------------------------------------------ 
122 // End of the configuration settings. After now the time measurement will 
123 // start. This code is designed to use SPI to read the measurement data from 
124 // AS6501. Using LVDS as a output interface requires additional hardware
```

```
Innin
```

```
125 // ------------------------------------------------------------------------
126 // *** Readout of measurement data via SPI *** 
127 // ------------------------------------------------------------------------ 
128 while( GPIO INTERRUPT != 0 ); // wait till the Interrupt pin is low
129 
130 GPIO_SSN = 1; // Reset SPI interface and select the slave device 
131 GPIO SSN = 0;
132 
133 send_byte_to_SPI( spiopc_read_results + reference_index_ch1_byte3 );
134 // Opcode for "Read Result" and data address are sent 
135 for (i = 0; i < 4; i++)136 { 
137 read byte from SPI( Buffer ); // read one byte from SPI to Buffer
138 reference index[i] = reference index[i] + (Buffer \ll 16);
139 // Data is shifted 16 Bits to the left and added to the reference index
140 read byte from SPI( Buffer ); // read one byte from SPI to Buffer
141 reference index[i] = reference\_index[i] + (Buffer << 8);
142 // Data is shifted 8 Bits to the left and added to the reference index
143 read_byte_from_SPI( Buffer ); // read one byte from SPI to Buffer
144 reference index[i] = reference index[i] + Buffer;145 // Data is directly added to reference index
146 // The complete reference index (3 Bytes) has been received. 
147 read_byte_from_SPI( Buffer ); // Same process as reference_index
148 stopresult[i] = stopresult[i] // is repeated for stop results
149 + (Buffer << 16 );
150 
151 read_byte_from_SPI( Buffer );
152 stopresult[i] = stopresult[i] + ( Buffer \langle \langle 8 \rangle );
153 
154 read byte from SPI( Buffer );
155 stopresult[i] = stopresult[i] + Buffer; 
156 // The complete stop result (3 Bytes) has been received 
157 } 
158 // In this point the software has obtained 
159 // the reference index and stopresult data for all channels,
160 // the rest of the codes should be designed depending on the user's
161 // application.
162 // . . .
163 } 
164 // \ldots165 }
```
9.3 Schematic

The following figure shows a typical circuit with power supply and line termination.

am

Figure 66:

Schematics for LVDS Inputs and Outputs

9.4 External Components

Supply Decoupling: AS6501 provides 6 power supply domains. Carful buffering is recommended.

supply noise when placed near to the power supply pins. The optimum number of decoupling capacitors depends on the actual application.

It is recommended to use separate supplies for time-analog (TVDD33) and digital (DVDD33, RVDD33) supply pins to isolate digital switching noise from sensitive circuitry. In case only a single (digital) supply is available, it should be routed to DVDD33 and RVDD33. It can then be tapped and isolated with a resistor (10 Ohm) to TVDD33.

Grounding: A single ground plane is sufficient to give optimum performance, provided the analog, digital and clock sections of the board are cleanly partitioned.

Signal Lines: Even though LVDS signalizing on input and output reduces ground bounding during its transition, the positive and negative signal path has to be well matched and their trace should be kept as short as possible. Time-analog signal path like single ended (CMOS) stop inputs must be treated as a transmission line and should have a solid ground return path with a small loop. A serial resistor (10 Ohm) in single ended (CMOS) signal lines further help to damp reflections.

am

10 Package Drawings & Markings

Figure 67:

QFP48 Package Outline Drawing

Green

amin

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) N is the total number of terminals.
- (4) This package contains no lead (Pb).
- (5) This drawing is subject to change without notice.

Figure 68: QFP48 Package Marking/Code

- YY Manufacturing Year
WW Manufacturing Week Manufacturing Week
- M Assembly Plant Identifier
- ZZ Assembly Traceability Code
- @ Sublot Identifier

11 Reel Information

The device will be shipped in a JEDEC 7" tape.

Figure 69:

12 Soldering & Storage Information

Solder Reflow Profile Graph

Figure 70: Solder Reflow Profile

13 Revision Information

Changes from previous version to current revision v1-00 **Page**

First version

Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

Correction of typographical errors is not explicitly mentioned.

14 Legal Information

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

RoHS Compliant & ams Green Statement

RoHS Compliant: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

