



## 9334/DM9334 8-Bit Addressable Latch

### General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level high outputs. The device also incorporates an active level low common clear for resetting all latches, as well as an active level low enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the low state. In the clear mode all outputs are low and unaffected by the address and data inputs.


When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.

### Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability
- Alternate Military/Aerospace device (9334) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



TL/F/6609-1

Order Number 9334DMQB, 9334FMQB, DM9334J or DM9334N  
See NS Package Number J16A, N16E or W16A

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0° to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
t <sub>w</sub>	ENABLE Pulse Width (Fig. 1) (Note 4)	19	13		19	13		ns
t <sub>su</sub>	Setup Time (Note 4)	Data 1 (Fig. 4)	20	13	20	13		ns
		Data 0 (Fig. 4)	20	14	20	14		
		Address (Fig. 6) (Note 1)	10	5	10	5		
t <sub>h</sub>	Hold Time (Note 4)	Data 1 (Fig. 4)	0	-10	0	-10		ns
		Data 0 (Fig. 4)	0	-13	0	-13		
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4	3.6		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max		0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V	$\bar{E}$ Input		60	μA
			Others		40	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 0.4V	$\bar{E}$ Input		-2.4	mA
			Others		-1.6	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	MIL	-30	-100	mA
			COM	-30	-100	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max		56	86	mA

Note 1: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches.

Note 2: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega, C_L = 15\text{ pF}$		Units
			Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Enable to Output, Fig. 1		28	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Enable to Output, Fig. 1		27	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to Output, Fig. 2		35	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to Output, Fig. 2		28	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Address to Output, Fig. 3		35	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Address to Output, Fig. 3		35	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Clear to Output, Fig. 5		31	ns

**Function Tables**

$\bar{E}$	$\bar{C}$	Mode
L	H	Addressable Latch
H	H	Memory
L	L	Active High Eight Channel Demultiplexer
H	L	Clear

Inputs			Present Output States											Mode	
$\bar{C}$	$\bar{E}$	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7		
L	H	X	X	X	X	L	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	H	L	L	L	H	L	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	
L	L	H	H	L	L	L	H	L	L	L	L	L	L	L	
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
L	L	H	H	H	H	L	L	L	L	L	L	L	H		
H	H	X	X	X	X	$Q_{N-1}$									Memory
H	L	L	L	L	L	L	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$					Addressable Latch
H	L	H	L	L	L	H	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$						
H	L	L	H	L	L	$Q_{N-1}$	L	$Q_{N-1}$	$Q_{N-1}$						
H	L	H	H	L	L	$Q_{N-1}$	H	$Q_{N-1}$	$Q_{N-1}$						
•	•	•	•	•	•	•	•	•	•						
•	•	•	•	•	•	•	•	•	•						
H	L	L	H	H	H	$Q_{N-1}$						$Q_{N-1}$	L		
H	L	H	H	H	H	$Q_{N-1}$						$Q_{N-1}$	H		

X = Don't Care Condition


L = Low Voltage Level

H = High Voltage Level

 $Q_{N-1}$  = Previous Output State


Logic Diagram

9334



TL/F/6609-2


Switching Time Waveforms



TL/F/6609-3

Other Conditions: C = H, A = Stable


Figure 1



TL/F/6609-5

Other Conditions: E = L, C = L, D = H


Figure 3



TL/F/6609-7

Other Conditions: E = H


Figure 5



TL/F/6609-4

Other Conditions: E = L, C = H, A = Stable


Figure 2



TL/F/6609-6

Other Conditions: C = H, A = Stable

Figure 4



TL/F/6609-8

Other Conditions: C = H

Figure 6

Note: The shaded areas indicate when the inputs are permitted to change for predictable output performance.