

Ph. 480-503-4295 | NOPP@FocusLCDs.com TFT | DLED | CHARACTER | GRAPHIC | UWVD | SEGMENT | CUSTOM

# Graphic Display Module

Part Number G24064B-FTW-DW63

**Overview:** 

- 240x64 Graphic LCD
- FSTN Gray
- 149.5x51.7mm Module
- Parallel and Serial Interface(s)
- White LED Backlight

- Transflective
- Wide Temp Range
- 3.0V
- LCD IC: NT7534
- RoHS Compliant



# **Graphic LCD Features**


Resolution: 240x64 Dots Interface(s): Parallel and Serial RoHS Compliant.

General Information Items	Specification	Unit	Note
Ceneral information items	Main Panel	Onit	NOLE
Viewing Area (VA)	130.2 (H) x 37.6 (V)	mm	
LCD Type	FSTN Positive		
Viewing Angle	6:00	O'Clock	
Polarizer	Transflective		
Resolution	240x64	Dots	
Backlight Type	LED		
Backlight Color	White	mm	
LCD IC	NT7534*2		
Operating Temperature	-20 to +70	°C	
Storage Temperature	-30 to +80	°C	

# **Mechanical Information**

	Item		Тур.	Max.	Unit	Note
	Horizontal (H)		149.50		mm	
Module Size	Vertical (V)		51.70		mm	
0120	Depth (D)		14.90		mm	
	Weight		TBD		g	

# 1. Outline Dimensions





# 2. Input Terminal Pin Assignment

NO.	Symbol	Description	I/O		
1	NC				
2	FR	This is the liquid crystal alternative current signal I/O terminal. M/S="H": Output	I/O		
3	CL	This is the display clock input terminal. When the NT7534 chips are used in master/slave mode, the various CL terminals must be connected.			
4	/DOF	This is the liquid crytal display blanking control terminal. M/S="H": Output			
5	/CS1	This is the chip select signal. When /CS1="L" and CS2="H", then the chip			
6	CS2	select becomes active, and the data/command I/O is enabled.			
7	/RES	When /RES is set to "L", the settings are initialized.	I		
8	A0	This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0="H": Indicates that D0 to D7 are display data A0="L": Indicates that D0 to D7 are control data	1		
9	/WR	<ul> <li>When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal.</li> <li>When connected to a 6800 Series MPU, this is the read/write control signal input terminal. When R/W="H": Read, When R/W="L": Write</li> </ul>	I		
10	/RD	When connected to an 8080 MPU, it is active LOW. This pad is connected to the /RD signal of the 8080 MPU, and the NT7534 data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is used as an enable clock input of the 6800 Series MPU.	I		
11-18	D0-D7	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S="L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.	I/O		
19	VDD	Power Supply.	S		
20	VSS	Ground.	S		
21	VOUT	DC/DC voltage converter output.	I/O		
22	C4+	Capacitor 4+ pad for internal DC/DC voltage converter.	0		
23	C3+	Capacitor 3+ pad for internal DC/DC voltage converter.	0		
24	C1-	Capacitor 1- pad for internal DC/DC voltage converter.	0		
25	C1+	Capacitor 1+ pad for internal DC/DC voltage converter.	0		
26	C2+	Capacitor 2+ pad for internal DC/DC voltage converter.	0		
27	C2-	Capacitor 2- pad for internal DC/DC voltage converter.	0		



·							
28-32	V1 V2 V3	LCD driver supplies voltages. The voltage determined by the LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be according to the following relationship: V0≥V1≥V2≥V3≥V4≥VSS2					
	V4 V0When the on-chip operating power circuit is on, the following voltages are supplied to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the LCD Bias Set command.						
33	VR	Voltage adjustment pad. Applies voltage between V0 and VSS using a resistive divider.	I				
34	C86	This is the MPU interface switch terminal. C86="H": 6800 Series MPU Interface C86="L": 8080 Series MPU Interface	I				
35	P/S	This is the parallel data input/serial data input switch terminal.         P/S="H": Parallel data input         P/S="L": Serial data input.         The following applies depending on the P/S status:         P/S       Data/Command       Data       Read/Write       Serial Clock         "H"       A0       D0 to D7       /RD, /WR       -         "L"       A0       SI (D7)       Write only       SCL (D6)         When the P/S="L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. /       RD(E) and /WR (R/W) are fixed to either "H" or "L". With serial data input,         RAM display data reading is not supported.	I				
36	IRS	This terminal selects the resistors for the V0 voltage level adjustment. IRS="H", Use the internal resistors. IRS="L", Do not use the internal resistors.	I				

I: Input, O: Output, S: Supply

NO.	Symbol	Description	I/O			
1	NC					
2	FR	This is the liquid crystal alternative current signal I/O terminal. M/S="L": Input				
3	CL	This is the display clock input terminal. When the NT7534 chips are used in master/slave mode, the various CL terminals must be connected.	I/O			
4	/DOF	This is the liquid crytal display blanking control terminal. M/S="L": Input				
5	/CS1	This is the chip select signal. When /CS1="L" and CS2="H", then the chip				
6	CS2	select becomes active, and the data/command I/O is enabled.				
7	/RES	When /RES is set to "L", the settings are initialized.	I			
8	A0	This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command.	I			
		A0="H": Indicates that D0 to D7 are display data A0="L": Indicates that D0 to D7 are control data				



9	/WR	<ul> <li>When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal.</li> <li>When connected to a 6800 Series MPU, this is the read/write control signal input terminal. When R/W="H": Read, When R/W="L": Write</li> </ul>	Ι
10	/RD	When connected to an 8080 MPU, it is active LOW. This pad is connected to the /RD signal of the 8080 MPU, and the NT7534 data bus is in an output status when this signal is "L".	I
		When connected to a 6800 Series MPU, this is active HIGH. This is used as an enable clock input of the 6800 Series MPU.	
		This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.	
11-18	D0-D7	When the serial interface is selected (P/S="L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance.	I/O
		When the chip select is inactive, D0 to D7 are set to high impedance.	
19	VDD	Power Supply.	S
20	VSS	Ground.	S
21	VOUT	DC/DC voltage converter output.	I/O
22	C4+	Capacitor 4+ pad for internal DC/DC voltage converter.	0
23	C3+	Capacitor 3+ pad for internal DC/DC voltage converter.	0
24	C1-	Capacitor 1- pad for internal DC/DC voltage converter.	0
25	C1+	Capacitor 1+ pad for internal DC/DC voltage converter.	0
26	C2+	Capacitor 2+ pad for internal DC/DC voltage converter.	0
27	C2-	Capacitor 2- pad for internal DC/DC voltage converter.	0
28-32	V1 V2 V3	LCD driver supplies voltages. The voltage determined by the LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be according to the following relationship: V0≥V1≥V2≥V3≥V4≥VSS2	I/O
	V4 V0	When the on-chip operating power circuit is on, the following voltages are supplied to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the LCD Bias Set command.	
33	VR	Voltage adjustment pad. Applies voltage between V0 and VSS using a resistive divider.	I
		This is the MPU interface switch terminal.	
34	C86	C86="H": 6800 Series MPU Interface C86="L": 8080 Series MPU Interface	I



	This is the parallel data input/serial data input switch terminal. P/S="H": Parallel data input P/S="L": Serial data input. The following applies depending on the P/S status:							
35	P/S	<b>P/S</b> "H"	Data/Command A0	Data D0 to D7	Read/Write /RD, /WR	Serial Clock -		I
		"L"	A0	SI (D7)	Write only	SCL (D6)		
	When the P/S="L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. / RD (E) and /WR (R/W) are fixed to either "H" or "L". With serial data input, RAM display data reading is not supported.							
36	NC	-						-

I: Input, O: Output, S: Supply

# 3. LCD Optical Characteristics

ltem		Symbol	Condition	Min	Тур.	Мах	Unit
Contrast Ratio		CR			3		
	On	T <sub>on</sub>			150	250	ms
Response Time	Off	T <sub>off</sub>			180	300	ms
	Hor	ΘL	Ф=270°, 9Н		55		
Viewing Angle	Hor.	Θ <sub>R</sub>	Ф=90°, 3Н		55		
C₁≥2, 25°C		Θτ	Φ=180°, 12Η		40		degree
	Ver.	Θ <sub>B</sub>	Φ=0°, 6Η		70		



# 4. Electrical Characteristics

### 4.1 Absolute Maximum Rating

Characteristics	Symbol	Min	Мах	Unit
Supply Voltage	VDD	-0.3	4.0	V
Cupply Voltage	Vout	-0.3	15.0	V
Operating Temperature	TOP	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

### 4.2 DC Electrical Characteristics

Characteristics		Symbol	Condition	Min	Тур.	Мах	Unit
LCD Driving Voltage		VLCD			9.7		V
Supply Voltage		Logic	VDD-GND		3.0		V
	H Level	VDD		0.8VDD		VDD	V
Input Voltage	L Level	VIH		VSS		0.2VDD	V

#### Condition:

1. VDD = 3.0V

2. 1/65 Duty, 1/9 Bias



# 5.0 Module Function

# 5.1 Timing Characteristics

AO				$ \rightarrow $	$\subset$	
/CS1 (CS2			toyos	×		
/WR /RD		toouw, to		Ссни	, Ссоня	
D0~I (Writ		$\mathbf{i}$	toss 🔸			- A
D0~I (Rea	D7 III	taccs		ICH8	FA ((	) l'a
Inea	a) —	7	all	16	-k	
	F		E		1	
	Parameter	Min.	CU Typ.	(VDD= Max.	= 2.7~ Unit	3.6V, Ta = -40 ~ +85°C Condition
Symbol	Parameter Address hold time	Min.	С. Тур. -		1	Condition
Symbol taнв	Parameter Address hold time Address setup time	100000	1.1300 (200-5) K	Max.	Unit	
Symbol tahb tase	Parameter Address hold time	0	-	Max.	Unit ns	Condition
Symbol tahb	Parameter Address hold time Address setup time	0	-	Max. - -	Unit ns ns	Condition
Symbol taнв tass tcycs	Parameter Address hold time Address setup time System cycle time	0 0 240	-	Max. - -	Unit ns ns ns	Condition A0
Symbol tahe tase tcycs tcclw tcclr	Parameter Address hold time Address setup time System cycle time Control low pulse width (write)	0 0 240 120	-	Max. - - -	Unit ns ns ns ns	Condition A0 ///////////////////////////////////
Symbol tahe tase tcyce tcclw tcclr tcchw	Parameter Address hold time Address setup time System cycle time Control low pulse width (write) Control low pulse width (read)	0 0 240 120 120	-	Max. - - - -	Unit ns ns ns ns ns ns ns	Condition A0 /WR /RD
Symbol tahe tase tcyce tcclw	Parameter Address hold time Address setup time System cycle time Control low pulse width (write) Control low pulse width (read) Control high pulse width (write)	0 0 240 120 120 100		Max. - - - - -	Unit ns ns ns ns ns ns ns	Condition A0 M/R /RD M/R /RD
Symbol tahe tase tcyce tcclw tcclr tcchr tcchr	Parameter Address hold time Address setup time System cycle time Control low pulse width (write) Control low pulse width (read) Control high pulse width (write) Control high pulse width (read)	0 240 120 120 100 100	-	Max. - - - - - -	Unit ns ns ns ns ns ns ns ns	Condition A0 ///RD ///RD //////////////////////////
Symbol tahe tase tcyce tcclw tcclr tcchw tcchr tcchr tcse	Parameter Address hold time Address setup time System cycle time Control low pulse width (write) Control low pulse width (read) Control high pulse width (write) Control high pulse width (read) Data setup time	0 240 120 120 100 100 40		Max. - - - - - - - -	Unit ns ns ns ns ns ns ns ns ns	Condition A0 M/R /RD M/R /RD

1. System Buses Read/Write Characteristics (for 8080 Series MPU)




				(VDD=	1.8~2	2.7V, Ta=-40 ~ +85°C)
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tанв	Address hold time	0	-	-	ns	A0
tas8	Address setup time	0	-	-	ns	AU
tcycs	System cycle time	400	-	-	ns	
tccLw	Control low pulse width (write)	150	-	-	ns	MR
<b>t</b> CCLR	Control low pulse width (read)	150	-	-	ns	/RD
tсснw	Control high pulse width (write)	120	-	-	ns	MR
tссня	Control high pulse width (read)	120	-	-	ns	/RD
toss	Data setup time	80	-	-	ns	DQ-D7
toнs	Data hold time	30	-	-	ns	
t <sub>ACC8</sub>	/RD access time	-	-	240	hun\$(	00-D7, CL= 100pF
tснв	Output disable time	10	-	TOP	hs	00-D7, CL- 100pr

System Buses Read/Write Characteristics (for 8080 Series MPU) (continued)

or less.

\*1. The input signal rise time and fall time (tr, tr) is specified at (5ns or less. (tr + tr) < (tcrcs - tccнw) for write, (tr + tr) < (tcrcs - tccнw) for read.</li>
\*2. All timing is specified using 20% and 88% of VDD as the reference.
\*3. tcclw and tcclk are specified as the overlap interval when /CS1 is low (CS2 is high) and /WR or /RD is low.

2. System Buses Read/Write Characteristics (for 6800 Series MPU)





		a	(2)	-		
	GE	$\frac{1}{1}$		(VDD=	2.7~3	3.6V, Ta = -40 ~ +85°C)
Symbol	Parameter	Mun	Тур.	Max.	Unit	Condition
tang	Address hold time	<b>0</b>	-	-	ns	A0, R/W
tase	Address setup time	0	-	-	ns	70,100
toyos	System cycle time	240	-	-	ns	
tewнw	Control low pulse width (write)	120	-	-	ns	E
tewhr	Control low pulse width (read)	120	-	-	ns	E
tewuw	Control high pulse width (write)	100	-	-	ns	E
tewlr	Control high pulse width (read)	100	-	-	ns	E
tose	Data setup time	40	-	-	ns	D0~D7
tоня	Data hold time	10	-	-	ns	00-01
taccs	/RD access time	-	-	140	ns	D0~D7
tонс	Output disable time	5	-	50	ns	CL = 100pF


System Buses Read/Write Characteristics (for 6800 Series MPU) (continued)

			(VDD=	1.8~2	2.7V, Ta = -40 ~ +85°C)
Parameter	Min.	Тур.	Max.	Unit	Condition
Address hold time	0	-	-	ns	A0, R/W
Address setup time	0	-	-	ns	AU, R/W
System cycle time	400	-	-	ns	
Control low pulse width (write)	150	-	-	ns	E
Control low pulse width (read)	150	-	-	ns	E
Control high pulse width (write)	120	-	-	ns	E
Control high pulse width (read)	120	-	-	ns	E
Data setup time	80	-	-	ns	DQ-D7
Data hold time	30	-	-	ns	5 Pr
/RD access time	-	-	240		ple-ba
Output disable time	10	-	( TOP	hs	@L= 100pF
	Address hold time Address setup time System cycle time Control low pulse width (write) Control low pulse width (read) Control high pulse width (read) Control high pulse width (read) Data setup time Data hold time /RD access time	Address hold time       0         Address setup time       0         System cycle time       400         Control low pulse width (write)       150         Control low pulse width (read)       150         Control high pulse width (write)       120         Control high pulse width (read)       120         Data setup time       80         Data hold time       30         /RD access time       -	Address hold time0Address setup time0Address setup time0System cycle time400Control low pulse width (write)150Control low pulse width (read)150Control high pulse width (write)120Control high pulse width (read)120Data setup time80Data hold time30	ParameterMin.Typ.Max.Address hold time0Address setup time0System cycle time400Control low pulse width (write)150Control low pulse width (read)150Control high pulse width (write)120Control high pulse width (read)120Data setup time80Data hold time30	ParameterMin.Typ.Max.UnitAddress hold time0nsAddress setup time0nsSystem cycle time400nsControl low pulse width (write)150nsControl low pulse width (read)150nsControl high pulse width (read)120nsControl high pulse width (read)120nsData setup time80nsData hold time30ns/RD access time240ns

\*1. The input signal rise time and fall time (tr, tr) is specified at (5ns or less. (tr + tr) < (tстсс - tewnw - tewnw) for write, (tr + tr) < (tстсе - tewne - tewne) for read.</li>
\*2. All timing is specified using 20% and 80% of VDD as the reference.
\*3. tewnw and tewne are specified as the overlap interval when /CS1 is low (CS2 is high) and E is high.



#### 3. Serial Interface Timing




#### Serial Interface Timing (continued)

				(VDD=	1.8~2	2.7V, Ta = -40 ~ +85°C)
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	200	-	-	ns	SCL
tsнw	Serial clock H pulse width	80	-	-	ns	SCL
tsıw	Serial clock L pulse width	80	-	-	ns	SCL
ts∡s	Address setup time	60	-	-	ns	A0
tsaн	Address hold time	30	-	-	ns	A0
tsps	Data setup time	60	-	-	ns	SI
tsdн	Data hold time	40	-	-	ns	SI
tcss	Chip select setup time	40	-	-	ns	/CS1, CS2
tсян	Chip select hold time	100	-	-	ns	/C\$1, CS2

\*1. The input signal rise time and fall time (tr, tr) is specified as 15ns or less. \*2. All timing is specified using 20% and 80% of VDD as the standard.



### 4. Display Control Timing



					(V	/DD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)						
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition						
<b>t</b> dfr	FR delay time	-	20	80	ns	CL = 50 pF						
					. (V	/DD=1.8~27V, Ta=-40~+85°C)						
Symbol	Parameter	Min.	Тур.	Max.	Unit	いって ( Jondition						
<b>t</b> DFR	FR delay time	-	40	160	Jan Star	QL = 50 pF						
	5. Reset Timing											
/RST Intern Status		D	uring R	eset								

	(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85													
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition								
tr	Reset Time	-	-	1.0	μs									
trw	Reset low pulse width	10	-	-	μs	/RES								


	(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +8												
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition							
tĸ	Reset Time	-	-	2.0	μs								
trw	Reset low pulse width	20	-	-	μs	/RES							



### 5.2 LCM Application

#### The Step-up Voltage Circuits

Using the step-up voltage circuits within the NT7534 chips it is possible to product 5X, 4X, 3X, 2X step-ups of the VDD2-VSS2 voltage levels.



The Voltage Regulator Circuit The step-up voltage generated at YOUT outputs the liquid crystal driver voltage V0 through the voltage regulator circuit. Because the V17984 drips have an internal high-accuracy fixed voltage power supply with a 64-level electropic volume function and internal resistors for the V0 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. Moreover, NT/534 has thermal gradients: approximately –0.05%/°C.

www.FocusLCDs.com




#### **High Power Mode**

The power supply circuit equipped in the NT7534 chips has very low power consumption (normal mode: /HPM="H"). However for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the /HPM terminal to "L" (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode.

Moreover, if the improvement to the display is inadequate even after the high power mode has been set, then it is necessary to add a Command Sequence when Built-in Power Supply is turned OFF. To turn off the built-in power supply, follow the command sequence as shown below to turn it off after making the system enter standby mode.


#### Reference Power Supply Circuit for Driving LCD Panel


-When using all LCD power circuits (Voltage booster, regulator and follower) (In case of 4X boosting circuit and internal regulator resistors, IRS=1) --When not using voltage booster circuits (In case of external regulator resistors, IRS=0)



-When only using voltage follower

-When not using internal LCD power supply circuits







### 5.3 Command Table

								Code																	
Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function												
(1) Display OFF	0	1	0	1	0	1	0	1	1	1	0 1	AEh AFh	Turn on LCD panel when high, and turn off when low												
(2) Display Start Line Set	0	1	0	0	1		Disp	lay St	art Ad	dress		40h to 7Fh	Specifies RAM display line for COM0												
(3) Page Address Set	0	1	0	1	0	1	1	F	Page /	Addres	55	B0h to B8h	Set the display data RAM page in Page Address register												
(4) Column Address Set	0	1	0	0	0	0	1	ŀ	ligher Ado	Colun iress	nn	00h to	Set 4 higher bits and 4 lower bits of column address of display data												
(4) Column Address Sec	0	1	0	0	0	0	0	L	.ower Ado	Colum iress	In	18h	RAM in register												
(5) Read Status	0	0	1		Sta	tus		0	0	0	0	XX	Reads the status information												
(6) Write Display Data	1	1	0				Write	Data				XX	Write data in display data RAM												
(7) Read Display Data	1	0	1				Read	Data				XX	Read data from display data RAM												
(8) ADC Select	0	1	0	1	0	1	0	0	0	0	0	A0h A1h	Set the display data RAM address SEG output correspondence												
(9) Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	0	ATh	Normal indication when low, but full indication when high												
(10)Entire Display ON/OFF	0	1	0	1	0	1	0	0	1		19		Select normal display (0) or entire display on												
(11)LCD Bias Set	0	1	0	1	0	1	P	×	50)			A2h A3h	Sets LCD driving voltage bias ratio												
(12)Read-Modify-Write	0	1	0	1	Θ	Y	1,			20	0	E0h	Increments column address counter during each write												
(13)End	0	1	0	10	5	111	g.	1	1	1	0	EEh	Releases the Read-Modify-Write												
(14)Reset	0	1	A	91	1	1	0	0	0	1	0	E2h	Resets internal functions												
(15)Common Output Mode Select	X	5	o	Ŋ	) 1	0	0	0 1	•	•	•	C0h to CFh	Select COM output scan direction ": invalid data												
(16)Power Control Se	5	2	o	0	0	1	0	1	Oper	peration Status		28h to 2Fh	Select the power circuit operation mode												
(17)V0 Voltage Regulator Internal Resistor ratio Set	0	1	0	0	0	1	0	0	Res	sistor f	Ratio	20h to 27h	Select internal resistor ratio Rb/Ra mode												
(18)Electronic Volume mode Set	0	1	0	1	0	0	0	0	0	0	1	81h													
Electronic Volume Register Set	0	1	0	•	×		Electr	onic C	Control	ontrol Value		rol Value X		trol Value		trol Value		rol Value		ol Value		l Value		хх	Sets the V0 output voltage electronic volume register
(19)Set Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0	ACh ADh	Sets static indicator ON/OFF 0: OFF, 1: ON												
Set Static Indicator Register	0	1	0			*	*	•		M	ode	хх	Sets the flash mode												
(20)Power Save	0	1	0	-	-	-	-	-	-	-	-	-	Compound command of Display OFF and Entire Display ON												
(21)NOP	0	1	0	1	1	1	0	0	0	1	1	E3h	Command for non-operation												



										-			
Command	A0	/RD	/WR	D7	D6	D5	D4	Code D3	D2	D1	D0	Hex	Function
(22)Oscillation Frequency Select	0	1	0	1	1	1	0	0	1	0	0	E4h E5h	Select the oscillation frequency
(23)Partial Display mode Set	0	1	0	1	0	0	0	0	0	1	0 1		Enter/Release the partial display mode
(24)Partial Display Duty Set	0	1	0	0	0	1	1	0	D	uty Ra	tio		Sets the LCD duty ratio for partial display mode
(25)Partial Display Bias Set	0	1	0	0	0	1	1	1	Bi	as Ra	tio		Sets the LCD bias ratio for partial display mode
(26)Partial Start Line Set	0	1	0	1	1	0	1	0	0	1	1	D3h	Enter Partial Start Line Set
Partial Start Line Set	0	1	0	1	1		Pa	artial S	tart Li	ne	•	хх	Sets the LCD Number of partial display start line
(27)N-Line Inversion Set	0	1	0	1	0	0	0	0	1	0	1	85h	Enter N-Line inversion
Number of Line Set	0	1	0					Num	ber of	Line		хх	Sets the number of line used for N-Line inversion
(28)N-Line Inversion Release	0	1	0	1	0	0	0	0	1	0	0	84b	Exit N-Lime Inversion
(29)DC/DC Clock Set	0	1	0	1	1	1	0	0	1	1	PL	EG	Set DC/DC Clock Frequency
DC/DC Clock Division Set	0	1	0	1	1	0	0	(	Clock [	NS0	51		set the Division of DC/DC Clock Frequency
(30)Test Command	0	1	0	1		1	5	P	2.	Ĵ.	٦.	F1h to FFh	IC test command. Do not use!
(31)Test Mode Reset	0	1	0	10	5	6	11	6	0	0	0	F0h	Command of test mode reset

Note: Do not use any other command, or system malfunction may result.



## 5.3 Initialization Code

```
void init()
{
      RES=0;
      delay(2);
      RES=1;
      delay(2);
 write com M(0xa2);
                         //1/9Bias
      write com M(0xa1);
                               //ADC set (SEG)
      write com M(0xc0);
                                //COM reves
      write com M(0xa6);
                                //DISPLAY NORMAL
                                //DISPLAY START LINE SET
      write com M(0x40);
      write_com_M(0x24);
      write com M(0x81);
                               //Electronic Volume Mode Set
      write com M(0x32);
                               //Electronic Volume Register Set()
      write com M(0xf8);
                               //The Booster set 4x
                               //The Booster set 4x
      write com M(0x00);
      write com M(0x2f);
                               //The Power Control Set VOUT
      write com S(0xa2);
                               //1/7 Bias
      write com S(0xa1);
                               //ADC set (SEG)
      write_com_S(0xc0);
                               //COM reves
      write com S(0xa6);
                               //DISPLAY NORMAL
      write com S(0x40);
                               //DISPLAY START LINE SET
      write com S(0x24);
     write com S(0xf8);
                               //The Booster set 4x
      write com S(0x00);
                               //The Booster set 4x
      write_com_S(0x2f);
                               //The Power Control Set VOUT
                         //
      delay(50);
      clealddram();
                         \parallel
      delay(50);
      write_com_A(0xaf);
                               //Lcd Disply ON
      delay(50);
                         //
}
```



# 6.0 Cautions and Handling Precautions

### 6.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOSICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

### 6.2 Storage and Transportation

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.