# MOSFET – Dual N-Channel, Dual SO-8FL 40 V, 10 mΩ, 53 A

### **Features**

- Small Footprint (5x6 mm) for Compact Designs
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5853NWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free and Halogen-Free Device

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	9		V <sub>GS</sub>	±20	V
Continuous Drain Cur-		T <sub>C</sub> = 25°C	I <sub>D</sub>	53	Α
rent $R_{\theta JC}$ (Notes 1, 2, 3)	Steady State	T <sub>C</sub> = 100°C		37	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	58	W
R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C		29	
Continuous Drain Cur-	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	12	Α
rent R <sub>θJA</sub> (Notes 1, 2 & 3)  Power Dissipation		T <sub>A</sub> = 100°C		8.7	
		T <sub>A</sub> = 25°C	$P_{D}$	3.1	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.6	
Pulsed Drain Current	T <sub>A</sub> = 25	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	165	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			Is	53	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 28.3 A, L = 0.1 mH)			E <sub>AS</sub>	40	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




### ON Semiconductor®


### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	10 mΩ @ 10 V	53 A

#### **Dual N-Channel**







5853N = NVMFD5853N 5853WF = NVMFD5853NWF A = Assembly Location Y = Year W = Work Week

### **ORDERING INFORMATION**

= Lot Traceability

Device	Package	Shipping <sup>†</sup>
NVMFD5853NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5853NWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

OFF CHARACTERISTICS         Drain-to-Source Breakdown Voltage         V <sub>(RR)DSS</sub> /T <sub>J</sub> V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA         40         V         V           Drain-to-Source Breakdown Voltage Temperature Coefficient         V <sub>(RR)DSS</sub> /T <sub>J</sub> W <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V         T <sub>J</sub> = 25°C	Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
Description	OFF CHARACTERISTICS	•				•		
Temperature Coefficient   Ibps   V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V   T <sub>J</sub> = 25°C   1.0	Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		40			V
Section						41.5		mV/°C
State-to-Source Leakage Current   I <sub>GSS</sub>   V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V   ±100   nA	Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	μΑ
ON CHARACTERISTICS (Note 4)         V <sub>GS(TH)</sub> V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA         2.0         4.0         V           Threshold Voltage         V <sub>GS(TH)</sub> /T <sub>J</sub> -7.2         mV/°C           Drain-to-Source On Resistance         R <sub>DS(on)</sub> V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A         8.4         10         mΩ           Forward Transconductance         g <sub>FS</sub> V <sub>DS</sub> = 5 V, I <sub>D</sub> = 15 A         44         S           CHARGES AND CAPACITANCES           Input Capacitance         C <sub>ISS</sub> V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V         150         pF           Output Capacitance         C <sub>ISS</sub> 100         100         pF           Reverse Transfer Capacitance         C <sub>rss</sub> 100         100         pF           Total Gate Charge         Q <sub>G</sub> (TH)         24         1.5			$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 125°C			100	1
Action	Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	= ±20 V			±100	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ON CHARACTERISTICS (Note 4)							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.0		4.0	V
Forward Transconductance   Sps   VDS = 5 V, ID = 15 A   44   S	Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-7.2		mV/°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub>	= 15 A		8.4	10	mΩ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> =	: 15 A		44		S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CHARGES AND CAPACITANCES	•						•
Reverse Transfer Capacitance   C <sub>rss</sub>	Input Capacitance	C <sub>iss</sub>				1225		pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz	z, V <sub>DS</sub> = 25 V		150		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Reverse Transfer Capacitance	C <sub>rss</sub>				100		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	Q <sub>G(TOT)</sub>				24		nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 15 \text{ A}$			1.5		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-to-Source Charge	$Q_{GS}$				5.2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-to-Drain Charge	$Q_{GD}$				6.6		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Plateau Voltage	V <sub>GP</sub>				4.1		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING CHARACTERISTICS (No	ote 5)						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	t <sub>d(on)</sub>				9		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 20 V, $I_{D}$ = 15 A, $R_{G}$ = 2.5 $\Omega$			20		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-Off Delay Time	t <sub>d(off)</sub>				21		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fall Time	t <sub>f</sub>				3		1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DRAIN-SOURCE DIODE CHARACTE	RISTICS						
$I_S = 15  \text{A} \qquad T_J = 125^{\circ}\text{C} \qquad 0.72$ Reverse Recovery Time $t_{RR} \qquad V_{GS} = 0  \text{V},  d_{IS}/d_t = 100  \text{A}/\mu\text{s}, \\ I_S = 15  \text{A} \qquad I_S = 15  \text{A} \qquad 6$	Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.82	1.1	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				T <sub>J</sub> = 125°C		0.72		7
Discharge Time $t_b = t_b = t_b$	Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } d_{ S}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 15 \text{ A}$			16		ns
Discharge Time t <sub>b</sub> I <sub>S</sub> = 15 A 6	Charge Time	t <sub>a</sub>				10		
Reverse Recovery Charge Q <sub>RR</sub> 9 nC	Discharge Time	t <sub>b</sub>				6		
	Reverse Recovery Charge	Q <sub>RR</sub>				9		nC

<sup>4.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq$  2%. 5. Switching characteristics are independent of operating junction temperatures.

### TYPICAL CHARACTERISTICS




Figure 6. Breakdown Voltage Variation with

**Temperature** 

Figure 5. On-Resistance Variation with

**Temperature** 

### **TYPICAL CHARACTERISTICS**




Figure 7. Threshold Voltage Variation with Temperature

Figure 8. Drain-to-Source Leakage Current vs. Voltage




Figure 9. Capacitance Variation

Figure 10. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 11. Resistive Switching Time Variation vs. Gate Resistance




Figure 12. Diode Forward Voltage vs. Current

### **TYPICAL CHARACTERISTICS**




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. Thermal Impedance (Junction-to-Ambient)





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

*	This information is generic. Please refer to
	device data sheet for actual part marking.
	Pb-Free indicator, "G" or microdot "■", may
	or may not be present. Some products may
	not follow the Generic Marking.

= Work Week

= Lot Traceability

= Year

Υ

W

77

**DOCUMENT NUMBER:** 

= Assembly Location

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)

98AON50417E

**PAGE 1 OF 1** 

**DIMENSION: MILLIMETERS** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales