

STW55NM50N

N-channel 500 V, 0.040 Ω, 54 A, MDmesh™ II Power MOSFET TO-247

Features

Туре	V _{DSS} (@Tjmax)	R _{DS(on)} max	I _D
STW55NM50N	550 V	<0.054 Ω	54 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Application

■ Switching applications

Description

josolete

This series of devices implements second generation MDmeshTM technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout to yield one of the world's lowes' concesistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging	
STW55NM50N	STW55NM50N 55NM50N		Tube	

Contents STW55NM50N

Contents

1	Electrical ratings
2	Electrical characteristics
3	Test circuit
4	Package mechanical data
5	Revision history1
005	Electrical characteristics 2.1 Electrical characteristics (curves) Test circuit Package mechanical data Revision history 1

STW55NM50N Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage (V _{GS} = 0)	500	V
V _{GS}	Gate- source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	54	Α
I _D	Drain current (continuous) at T _C = 100 °C	35	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	216	Α
P _{TOT}	Total dissipation at T _C = 25 °C	350	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature	- oc to 150	°C
T _j	Max. operating junction temperature	150	°C

^{1.} Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parame'er	Value	Unit
Rthj-case	Thermal resistance junction-case max	0.36	°C/W
Rthj-amb	Thermal resistance junction-ambient max	50	°C/W
T _I	Marimum lead temperature for soldering purpose	300	°C

Table 4. Avalanche characteristics

1	Symbol	Parameter	Value	Unit
	I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	15	Α
	E _{AS}	Single pulse avalanche energy (starting Tj=25 °C, I _D =I _{AS} , V _{DD} =50 V)	1600	mJ

^{2.} $I_{SD} \le 54$ A, di/dt ≤ 400 A/ μ s, V_{DD} =80% $V_{(BR)DSS}$

Electrical characteristics STW55NM50N

2 Electrical characteristics

(T_{CASE}=25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	500			V
dv/dt ⁽¹⁾	Drain source voltage slope	V _{DD} =400 V, I _D = 54 A, V _{GS} =10 V		30		V/ns
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, @125 °C		\C	100	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V	OG		100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 27 A		0.040	0.054	Ω

^{1.} Characteristic value at turn off on inductive load

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductarice	V _{DS} =15 V _, I _D = 27 A		42		S
C _{iss} C _{oss} C _{rs}	Input paparitance Outcut papacitance Fraverse transfer capacitance	$V_{DS} = 50 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$		5800 370 30		pF pF pF
Coss eq. (2)	Equivalent output capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$		750		pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 400 V, I_{D} = 54 A, V_{GS} = 10 V (see Figure 15)		180 23 90		nC nC nC
Rg	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level = 20 mV open drain		2		Ω

^{1.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%

^{2.} $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$\begin{array}{c} t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \end{array}$	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} =250 V, I_{D} = 27 A R_{G} = 4.7 Ω V_{GS} = 10 V (see Figure 14)		40 40 250 70		ns ns ns ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)				54 216	A A
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 54 \text{ A}, V_{GS} = 0$			1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 54 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	\sim C	630		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 100 V	V	13		μC
I _{RRM}	Reverse recovery current	(see Figure 16)		40		Α
t _{rr}	Reverse recovery time	$I_{SD} = 54 \text{ A}, di/di = 1.00 A/\mu s$		750		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}, \Gamma_{j} = 150 ^{\circ}\text{C}$		16		μC
I _{RRM}	Reverse recovery current	(see Figure 16)		42		Α

^{1.} Pulse width limited by safe operating area

^{2.} Pulsed: Pulse duration = 300 μs, duty cycle 1 5 %

Electrical characteristics STW55NM50N

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics




Figure 6. Transconductance

Figure 7. Static drain-source on resistance




Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage Figure 11. Normalized on resistance vs vs temperature temperature





Figure 17: Normalized BV_{DSS} vs temperature Figure 13. Source-drain diode forward characteristics



Test circuits STW55NM50N

3 Test circuits

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclaraped Inductive load test





Figure 18 Unclamped inductive waveform

Figure 19. Switching time waveform



9/12

577


4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s).

TO-247 mechanical data

Dim.		mm.	
Dilli.	Min.	Тур	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.30
D	19.85		20.15
Е	15.45		15.75
е		5.45	
L	14.20	40,	14.80
L1	3.70	10,10	4.30
L2		13.50	
øΡ	3.55	102	3.65
øR	4.50		5.50
S		5.50	



STW55NM50N Revision history

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
22-Apr-2008	1	First release
29-Jul-2008	2	E _{AS} value has been updated in <i>Table 4</i>

Obsolete Product(s). Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia ric s (Sr") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servings described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig 't's 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rain.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WEIGHT BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WALLANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFERM OF SEVERE PROPERMY OF SEVERE PROPERMY ON AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | roducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran'ty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com