

Vishay Siliconix

16-Ch/Dual 8-Ch High-Performance CMOS Analog Multiplexers

DESCRIPTION

The DG406 is a 16 channel single-ended analog multiplexer designed to connect one of sixteen inputs to a common output as determined by a 4-bit binary address. The DG407 selects one of eight differential inputs to a common differential output. Break-before-make switching action protects against momentary shorting of inputs.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control inputs, address (A_x) and enable (EN) are TTL compatible over the full specified operating temperature range.

Applications for the DG406, DG407 include high speed data acquisition, audio signal switching and routing, ATE systems, and avionics. High performance and low power dissipation make them ideal for battery operated and remote instrumentation applications.

Designed in the 44 V silicon-gate CMOS process, the absolute maximum voltage rating is extended to 44 V, allowing operation with \pm 20 V supplies. Additionally single (12 V) supply operation is allowed. An epitaxial layer prevents latchup.

For applications information please request documents 70601 and 70604.

FEATURES

- Low on-resistance R_{DS(on)}: 50 Ω
- Low charge injection Q: 15 pC
- Fast transition time t_{TRANS}: 200 ns
- Low power: 0.2 mW
- Single supply capability
- 44 V supply max. rating
- Material categorization: For definitions of compliance please see www.vishav.com/doc?99912

Note

* This datasheet provides information about parts that are RoHS-compliant and/or parts that are non-RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information/tables in this datasheet for details.


BENEFITS


- Higher accuracy
- Reduced glitching
- Improved data throughput
- Reduced power consumption
- Increased ruggedness
- Wide supply ranges: ± 5 V to ± 20 V

APPLICATIONS

- Data acquisition systems
- Audio signal routing
- Medical instrumentation
- ATE systems
- Battery powered systems
- High-rel systems
- Single supply systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





1 For technical questions, contact: <u>analogswitchsupport@vishay.com</u> Document Number: 70061

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000







Vishay Siliconix

www.vishay.com

/ISHAY

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





TRUTH	TRUTH TABLE (DG406)							
A ₃	A ₂	A ₁	A ₀	EN	ON SWITCH			
Х	Х	Х	Х	0	None			
0	0	0	0	1	1			
0	0	0	1	1	2			
0	0	1	0	1	3			
0	0	1	1	1	4			
0	1	0	0	1	5			
0	1	0	1	1	6			
0	1	1	0	1	7			
0	1	1	1	1	8			
1	0	0	0	1	9			
1	0	0	1	1	10			
1	0	1	0	1	11			
1	0	1	1	1	12			
1	1	0	0	1	13			
1	1	0	1	1	14			
1	1	1	0	1	15			
1	1	1	1	1	16			

TRUTH	TABLE	(DG407)		
A ₂	A ₁	A ₀	EN	ON SWITCH PAIR
Х	Х	Х	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Notes

- Logic "0" = $V_{AL} \le 0.8 \text{ V}$
- Logic "1" = V_{AH} ≥ 2.4 V
- X = Do not Care

ORDERING INFORMATION (DG406)						
TEMP. RANGE PACKAGE PART NUMBER						
	28-Pin Plastic DIP	DG406DJ, DG406DJ-E3				
-40 °C to 85 °C	28-Pin PLCC	DG406DN, DG406DN-T1-E3				
	28-Pin Widebody SOIC	DG406DW, DG406DW-E3, DG406DW-T1-E3				

ORDERING INFORMATION (DG407)					
TEMP. RANGE	PACKAGE	PART NUMBER			
	28-Pin Plastic DIP	DG407DJ, DG407DJ-E3			
-40 °C to 85 °C	28-Pin PLCC	DG407DN, DG407DN-T1-E3			
	28-Pin Widebody SOIC	DG407DW, DG407DW-E3, DG407DW-T1-E3			

Note

• -T1 indicates Tape and Reel, -E3 indicates Lead-Free and RoHS Compliant, NO -E3 indicates standard Tin/Lead finish.

2

For technical questions, contact: <u>analogswitchsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u> www.vishay.com

DG406, DG407

Vishay Siliconix

ABSOLUTE MAXIMUM RATINGS

PARAMETER		LIMIT	UNIT
Voltages Referenced to V	V+ to V - ^f	44	v
Voltages Referenced to V-	GND to V-	-25	
Digital Inputs ^a , V _S , V _D		(V-) - 2 to (V+) + 2 V or 20 mA, whichever occurs first	
Current (Any terminal)		30	mA
Peak Current, S or D (Pulsed at 1 ms	, 10 % duty cycle max.)	100	ill/A
Storage Temperature	(AK, AZ Suffix)	-65 to 150	°C
Storage Temperature	(DJ, DN Suffix)	-65 to 125	U
	28-Pin Plastic DIP ^b	625	
Power Dissipation (Package) ^b	28-Pin Plastic PLCC ^c	450	mW
F	28-Pin Widebody SOIC	450	

Notes

a. Signals on SX, DX or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads soldered or welded to PC board.

c. Derate 6 mW/°C above 75 °C.

d. Derate 12 mW/°C above 75 °C.

e. Derate 13.5 mW/°C above 75 °C.

f. Also applies when V- = GND



SPECIFICATIONS ^a								
DADAMETED	0/4/50	TEST CONDITIONS UNLESS OTHERWISE		h		D SUFFIX -40 °C TO 85 °C		
PARAMETER	SYMBOL	SPECIFIED V+ = 15 V, V- = - V _{AL} = 0.8 V, V _{AH} =	15 V	TEMP. ^b	TYP.℃	MIN. ^d	MAX. ^d	UNIT
Analog Switch						1		1
Analog Signal Range ^e	V _{ANALOG}			Full	-	-15	15	V
Drain-Source	Brach	$V_{D} = \pm 10 \text{ V}, \text{ I}_{S} = -$		Room	50	-	100	Ω
On-Resistance	R _{DS(on)}	sequence each sw	itch on	Full	50	-	125	52
R _{DS(on)} Matching Between Channels ^g	$\Delta R_{DS(on)}$	$V_D = \pm 10 V$		Room	5	-	-	%
Source Off Leakage Current	I _{S(off)}			Room	0.01	-0.5	0.5	
Course on Ecanage ourient	·S(0ff)	N 0.1		Full	0.01	-5	5	
		$V_{EN} = 0 V$ $V_{D} = \pm 10 V$	DG406	Room	0.04	-1	1	
Drain Off Leakage Current	I _{D(off)}	$V_{\rm S} = \pm 10 \rm V$	Dailoo	Full	0.04	-40	40	
Brain on Loanago ourione	·D(011)		DG407	Room	0.04	-1	1	nA
			Daloi	Full	0.04	-20	20	
			DG406	Room	0.04	-1	1	
Drain On Leakage Current	I _{D(on)}	$V_{S} = V_{D} = \pm 10$ sequence each	Dailoo	Full	0.04	-40	40	
Brain on Leakage ourient	'D(on)	switch on	DG407	Room	0.04	-1	1	
			Dator	Full	0.04	-20	20	
Digital Control								
Logic High Input Voltage	V _{INH}			Full	-	2.4	-	v
Logic Low Input Voltage	V _{INL}			Full	-	-	0.8	v
Logic High Input Current	I _{AH}	V _A = 2.4 V, 15		Full	-	-1	1	μA
Logic Low Input Current	I _{AL}	V _{EN} = 0 V, 2.4 V, V	_A = 0 V	Full	-	-1	1	μΑ
Logic Input Capacitance	C _{in}	f = 1 MHz		Room	7	-	-	pF
Dynamic Characteristics								
Transition Time	t _{TRANS}	see figure 2		Room	200	-	350	
	TRANS			Full	-	-	450	
Break-Before-Make Interval	t _{OPEN}	see figure 4		Room	50	25	-	
Broak Belere Make Mervar	OPEN	occ ligare i		Full	-	10	-	ns
Enable Turn-On Time	t _{ON(EN)}			Room	150	-	200	110
	-ON(EN)	see figure 3		Full	-	-	400	
Enable Turn-Off Time	t _{OFF(EN)}	g		Room	70	-	150	
				Full	-	-	300	
Charge Injection	Q	$V_{\rm S} = 0 \ V, \ C_{\rm L} = 1 \ nF,$	-	Room	15	-	-	рС
Off Isolation ^h	OIRR	V _{EN} = 0 V, R _L = ⁻ f = 100 kHz		Room	-69	-	-	dB
Source Off Capacitance	C _{S(off)}	$V_{EN} = 0 V, V_S = 0 V, f$	= 1 MHz	Room	8	-	-	
Drain Off Capacitance	C _{D(off)}			Room	130	-	-	
	C D(OII)	$V_{EN} = 0 V$ $V_D = 0 V$	DG407	Room	65	-	-	pF
Drain On Capacitance	C _{D(on)}	f = 1 MHz	DG406 DG407	Room Room	140 70	-	-	-
Power Supplies								
Depitive Superior Occurrent	1.			Room	13	-	30	
Fositive Supply Current	Positive Supply Current I+		5 V	Full	-	-	75	1
Negetive Supply Ormant		$V_{EN} = V_A = 0$ or	5 V	Room	-0.01	-1	-	
Negative Supply Current	I-		-	Full	-	-10	-	1 .
					50	1		μA
Desitive Questo Questo	1.			Room	50	-	500	
Positive Supply Current	l+		0.)(Room Full	50	-	500 700	-
Positive Supply Current	+ -	V _{EN} = 2.4 V, V _A =	= 0 V		-0.01			

S13-2518-Rev. K, 09-Dec-13

4

Document Number: 70061



SPECIFICATIONS _a (for Single Supply)									
		TEST CONDITIONS UNLESS OTHERWISE SPECIFIED V+ = 12 V, V- = 0 V $V_{AL} = 0.8 V, V_{AH} = 2.4 V^{f}$		TEMP. ^b	TYP.℃	D SUFFIX -40 °C TO 85 °C			
PARAMETER	SYMBOL					MIN. ^d	MAX. ^d	UNIT	
Analog Switch									
Analog Signal Range ^e	VANALOG			Full	-	0	12	V	
Drain-Source On-Resistance	R _{DS(on)}	V _D = 3 V, 10 V, I _S =	-1 mA	Room	90	-	120	Ω	
R _{DS(on)} Matching Between Channels ^g	$\Delta R_{DS(on)}$	sequence each switch on		Room	5	-	-	%	
Source Off Leakage Current	I _{S(off)}	V _{EN} = 0 V		Room	0.01	-	-		
	I	$V_D = 10 \text{ V or } 0.5 \text{ V}$ $V_S = 0.5 \text{ V or } 10 \text{ V}$	DG406	Room	0.04	-	-	nA	
Drain Off Leakage Current	I _{D(off)}		DG407	Room	0.04	-	-		
		$V_{\rm S} = V_{\rm D} = \pm 10 \rm V$	DG406	Room	0.04	-	-		
Drain On Leakage Current	I _{D(on)}	sequence each switch on	DG407	Room	0.04	-	-		
Dynamic Characteristics									
Switching Time of Multiplexer	t _{OPEN}	$V_{S1} = 8 V, V_{S8} = 0 V, V$	′ _{IN} = 2.4 V	Room	300	-	450		
Enable Turn-On Time	t _{ON(EN)}	$V_{INH} = 2.4 V, V_{INL}$	= 0 V	Room	250	-	600	ns	
Enable Turn-Off Time	t _{OFF(EN)}	V _{S1} = 5 V		Room	150	-	300	1	
Charge Injection	Q	$C_{L} = 1 \text{ nF}, V_{S} = 6 \text{ V},$	R _S = 0	Room	20	-	-	рС	
Power Supplies									
Positive Supply Current	I+			Room	13	-	30		
	IT	$V_{\text{EN}} = 0 \text{ V or } 5 \text{ V}, \text{ V}_{\text{A}} =$	0 V or 5 V	Full	-	-	75	μΑ	
Negative Supply Current	-	$v_{\rm EN} = 0$ v or 5 v, $v_{\rm A} =$	0 0 0 0 0 0	Room	-0.01	-20	-		
Regarde Oupply Ouront				Full	-0.01	-20	-		

Notes

a. Refer to PROCESS OPTION FLOWCHART.

b. Room = 25 °C, Full = as determined by the operating temperature suffix.

c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

e. Guaranteed by design, not subject to production test.

f. V_{IN} = input voltage to perform proper function.

g. $\Delta R_{DS(on)} = R_{DS(on)} \max$. - $R_{DS(on)} \min$.


h. Worst case isolation occurs on Channel 4 due to proximity to the drain pin.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Vishay Siliconix

TYPICAL CHARACTERISTICS ($T_A = 25 \text{ °C}$, unless otherwise noted)



S13-2518-Rev. K, 09-Dec-13

6

Document Number: 70061

For technical questions, contact: <u>analogswitchsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

t_{ON}/t_{OFF} vs. Temperature

- 55 - 35 - 15

5 25 45 65

140

100

60

7 For technical questions, contact: analogswitchsupport@vishay.com

125

t_{OFF(EN)}

Temperature (°C)

85 105

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

1

0

0


5

10

V_{SUPPLY} - Supply Voltage (V)

Switching Threshold vs. Supply Voltage

DG406, DG407 **Vishay Siliconix**



TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)

www.vishay.com

'ISHAY

S13-2518-Rev. K, 09-Dec-13

Document Number: 70061

20

15

1+

1-

1M

10M

10

IGND

15



Vishay Siliconix

SCHEMATIC DIAGRAM (Typical Channel)






Fig. 1





* = $S_{1a} - S_{8a}, S_{2b} S \pm_{7b}, D_a$


Fig. 2 - Transition Time

TEST CIRCUITS



Vishay Siliconix

TEST CIRCUITS







Fig. 3 - Enable Switching Time






Fig. 4 - Break-Before-Make Interval

 V_{O}

For technical questions, contact: analogswitchsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



APPLICATIONS HINTS

Sampling speed is limited by two consecutive events: the transition time of the multiplexer, and the settling time of the sampled signal at the output.

 t_{TRANS} is given on the data sheet. Settling time at the load depends on several parameters: $R_{DS(on)}$ of the multiplexer, source impedance, multiplexer and load capacitances, charge injection of the multiplexer and accuracy desired.

The settling time for the multiplexer alone can be derived from the model shown in figure 5. Assuming a low impedance signal source like that presented by an op amp or a buffer amplifier, the settling time of the RC network for a given accuracy is equal to $n\tau$:

% ACCURACY	# BITS	N
0.25	8	6
0.012	12	9
0.0017	15	11




Fig. 5 - Simplified Model of One Multiplexer Channel

The maximum sampling frequency of the multiplexer is:

$$f_{s} = \frac{1}{N(t_{SETTLING} + t_{TRANS})} (1)$$

where N = number of channels to scan $t_{SETTLING} = n\tau = n \ x \ R_{DS(on)} \ x \ C_{D(on)}$

For the DG406 then, at room temp and for 12-bit accuracy, using the maximum limits:

$$f_{s} = \frac{1}{16(9 \times 100 \ \Omega \times 10^{-12} \text{F}) + 300 \times 10^{-12} \text{s}}$$
(2)
or

$$f_{s} = 694 \text{ kHz}$$
 (3)

From the sampling theorem, to properly recover the original signal, the sampling frequency should be more than twice the maximum component frequency of the original signal. This assumes perfect bandlimiting. In a real application sampling at three to four times the filter cutoff frequency is a good practice.

Therefore from equation 2 above:

$$f_{c} = \frac{1}{4} \times f_{s} = 173 \text{ kHz}$$
(4)

From this we can see that the DG406 can be used to sample 16 different signals whose maximum component frequency can be as high as 173 kHz. If for example, two channels are used to double sample the same incoming signal then its cutoff frequency can be doubled.

The block diagram shown in figure 6 illustrates a typical data acquisition front end suitable for low-level analog signals. Differential multiplexing of small signals is preferred since this method helps to reject any common mode noise. This is especially important when the sensors are located at a distance and it may eliminate the need for individual amplifiers. A low $R_{DS(on)}$, low leakage multiplexer like the DG407 helps to reduce measurement errors. The low power dissipation of the DG407 minimizes on-chip thermal gradients which can cause errors due to temperature mismatch along the parasitic thermocouple paths. Please refer to Application Note AN203 for additional information.




Fig. 6 - Measuring Low-Level Analog Signals is more accurate when using a Differential Multiplexing Technique


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?70061.

S13-2518-Rev. K, 09-Dec-13	10	Document Number: 70061
	For technical questions, contact: <u>analogswitchsupport@vishay.com</u>	

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



PDIP: 28-LEAD




	MILLIN	IETERS	INC	HES
Dim	Min	Max	Min	Max
Α	2.29	5.08	0.090	0.200
A 1	0.39	1.77	0.015	0.070
В	0.38	0.56	0.015	0.022
B ₁	0.89	1.65	0.035	0.065
С	0.204	0.30	0.008	0.012
D	35.10	39.70	1.380	1.565
E	15.24	15.88	0.600	0.625
E ₁	13.21	14.73	0.520	0.580
e ₁	2.29	2.79	0.090	0.110
eA	14.99	15.49	0.590	0.610
L	2.60	5.08	0.100	0.200
Q ₁	0.95	2.345	0.0375	0.0925
S	0.995	2.665	0.0375	0.105
ECN: S-0 DWG: 54	3946—Rev. F 88	, 09-Jul-01		



Package Information


Vishay Siliconix

PLCC: 28-LEAD





SOIC (WIDE-BODY): 28-LEADS



All Dimensions In Inches

ECN: E11-2209-Rev. D, 01-Aug-11 DWG: 5850



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.