


# OMAP<sup>™</sup> 4 PandaBoard System Reference Manual





### **IMPORTANT NOTICE**

#### THIS DOCUMENT

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit <u>http://creativecommons.org/licenses/by-sa/3.0/</u> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

For more information, see http://creativecommons.org/license/results-one?license\_code=by-sa

For any questions, concerns, or issues submit them to pandaboard@googlegroups.com

#### PANDABOARD DESIGN

These design materials referred to in this document are **\*NOT SUPPORTED\*** and **DO NOT** constitute a reference design. Only "community" support is allowed via resources at: <u>http://pandaboard.org/content/community/home</u>.

THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

We mean it; these design materials may be totally unsuitable for any purposes.

PandaBoard.org provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by PandaBoard.org to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures





typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies PandaBoard.org from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

PandaBoard.org currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. PandaBoard.org assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on PandaBoard.org environmental and/or safety programs, please visit <u>http://pandaboard.org</u>.

No license is granted under any patent right or other intellectual property right of PandaBoard.org covering or relating to any machine, process, or combination in which such PandaBoard.org products or services might be or are used.

Mailing Address:

PandaBoard.org 1380 Presidential Drive Richardson, TX 75081





**WARRANTY:** The PandaBoard is warranted against defects in materials and workmanship for a period of 90 days from purchase. This warranty does not cover any problems occurring as a result of improper use, modifications, exposure to water, excessive voltages, abuse, or accidents. All boards will be returned via standard mail if an issue is found. If no issue is found or express return is needed, the customer will pay all shipping costs.

Before returning the board, please visit: http://pandaboard.org/content/resources/troubleshooting.

To return a defective board, please request an RMA at: http://pandaboard.org/content/return-merchandise-authorization





### Preface

### **Read This First**

#### About This Manual

This manual should be used by software and hardware developers of applications based on the OMAP4430 chipset. This document describes the OMAP4430 PandaBoard hardware. This document also gives the user information about the different interfaces on the OMAP4430 PandaBoard.

#### **Related Documentation**

- OMAP4430 Technical Reference Manual
- PandaBoard Schematic (750-2152-001-SCH) Early Adopter Board
- PandaBoard Gerber Files (720-2152-001) Early Adopter Board
- PandaBoard Bill-of-Materials (750-2152-001-EBOM) Early Adopter Board
- PandaBoard Schematic (750-2152-002-SCH) Production Board
- PandaBoard Gerber Files (720-2152-002) Production Board
- PandaBoard Bill-of-Materials (750-2152-010-EBOM) Production Board





### **Revision History**

#### **Revision History**

Rev	Changes	Date				
0.1	Preliminary Release	24 Aug. 2010				
0.2	Re-release after initial feedback	2 Sept. 2010				
0.3	Document Board ID bits	8 Sept. 2010				
0.4	Add information for schematics, PCB information	22 Sept. 2010				
0.5	Minor corrections 27 C					
0.6	Add latest PCB schematics in Appendix	29 Nov. 2010				





### Contents

1		Introduction	11
	1.1	OMAP4430 PandaBoard Overview	12
	1.2	Overview of the OMAP4430 PandaBoard Kit Contents	13
2		OMAP4430 PandaBoard Architecture	14
	2.1	Overview of the PandaBoard Architecture	14
	2.2	System Clock Distribution	17
	2.3	OMAP4430 Processor	
	2.4	TWL6030 Power Companion IC	18
	2.4.1	1	
	2.4.2	1	
	2.4.3	1	
	2.4.4	1	
	2.4.5		
	2.4.6		
	2.4.7		
	2.5	TWL6040 Audio Companion IC	
	2.6	SYSBOOT Configuration	
	2.7	Miscellaneous Power Circuitry	
	2.7.1	1 5	
	2.7.2		
	2.8	Standard Volatile Memory	
	2.9	Debug UART Interface	
	2.10	SD/MMC Connector	
	2.11	HDMI Interface	
	2.12	Display Interface	
	2.12.		
	2.12.	=	32
	2.13	Bluetooth/WLAN Interfaces	
	2.14	Audio Interfaces	
	2.15	USB Interfaces	
		1 USBOTG Interface	
	2.15.	5	
	2.16	Expansion Connectors (J3 & J6)	
	2.17	Camera Expansion Connector (J17)	
	2.18	Composite Video (J12)	
	2.19	JTAG Connector (J8)	
	2.20	LED Indicators	
	2.21	User Interface Features	49





	2.21.		
	2.21.		
		I <sup>2</sup> C Device Mapping	
	2.22.		
	2.22.		
	2.22.	• • • • • • • • • • • • • • • • • • • •	
_	2.22.		
3		PandaBoard S/W Interface	
	3.1	Readable Board Revision	
	3.2	PandaBoard Pin Multiplexing	
	3.2.1		
	3.2.2		
	3.2.3		
		OMAP4430 PandaBoard Key Components	
	3.4	OMAP4430 PandaBoard Key Component Datasheet URLs	
	3.4.1		
	3.4.2		
4		Test/Debug Information	
		PandaBoard Clock Signal Access	
	4.1.1		
	4.1.2		
	4.1.3		
	4.2	PandaBoard Power Rail Signal Access	
	4.2.1	- · · - · · · · · · · · · · · · · · · ·	
	4.2.2		
		PandaBoard Interface Signal Access	
	4.3.1	TWL6040 PDM Interface Probe Points	65
	4.4	PandaBoard Bill of Materials	
	4.5	PandaBoard PCB Design Information	
	4.6	PandaBoard Schematic	68





## Figures

Figure 1 – OMAP4430 PandaBoard Architectural Block Diagram	15
Figure 2 – OMAP4430 PandaBoard (Top View)	
Figure 3 – SYSBOOT[5:0] Resistor Locations	
Figure 4 – PandaBoard Input Power Circuitry Block Diagram	25
Figure 5 – Panda UART3/RS-232 Block Diagram	
Figure 6 – Panda SDMMC1 Card Cage Block Diagram	
Figure 7 – Panda HDMI Interface Block Diagram	
Figure 8 – Panda Display Interface Block Diagram	
Figure 9 – Panda DVI-D Output Block Diagram	
Figure 10 – Panda Display Expansion Block Diagram	
Figure 11 – Panda Display RMUX "A" Resistor Locations (Top Side of PCB)	
Figure 12 - Panda Display RMUX "B" Resistor Locations (Bottom Side of PCB)	
Figure 13 – PandaBoard WLAN/Bluetooth Interface Block Diagram	
Figure 14 – Panda Audio Interface Block Diagram	
Figure 15 – Panda USBOTG Interface Block Diagram	
Figure 16 – Panda USBB1 Interface Block Diagram	41
Figure 17 – Expansion Connector PCB Placement/Orientation	
Figure 18 – Composite Video Connectivity	
Figure 19 – Composite Video Connector J12 PCB Orientation	
Figure 20 – 14-pin JTAG Connector (J8)	47
Figure 21 – PandaBoard LED Locations	
Figure 22 – 38.4 MHz Input Clock Probe Point (h_FREF_ALTCLK_IN_OMAP)	
Figure 23 – USB Phy Ref Clock In Probe Point (USBB1_PHY_REFCLK)	
Figure 24 – 32KHz Audio Clock Probe Point (CLK32K_AUD)	63
Figure 25 – TWL6030 SMPS Output Probe Points	64
Figure 26 – TWL6030 VCXIO LDO Output Probe Points	65
Figure 27 – TWL6040 PDM Interface Probe Points	66





### Tables

12
22
23
30
32
34
35
38
41
43
44
45
48
50
. 50
51
51
52
55
56
. 57
59





### **1** Introduction

This document is the System Reference Manual for the PandaBoard, a low cost OMAP4430 based board supported through <u>http://pandaboard.org</u>. This includes system setup and debugging. This document provides detailed information on the overall design and usage of the PandaBoard from the System perspective.





#### 1.1 OMAP4430 PandaBoard Overview

PandaBoard is an OMAP4430 platform designed to provide access to as many of the powerful features of the OMAP4430 Multimedia Processor as possible, while maintaining a low cost. This will allow the user to develop software to utilize the features of the powerful OMAP4430 processor. In addition, by providing expandability via onboard connectors, the PandaBoard supports development of additional capabilities/functionality. See Table 1 for a listing of the PandaBoard features.

	Featu	ire			
Processor	OMAP4430				
POP Memory	Elpida 8Gb LPDDR2 (EDB8064B1PB-8D-F)				
PMIC	TI (TWL6030 Power Management Companion IC)				
Dobug Support	14-pin JTAG	GPIO Pins			
Debug Support	UART via DB-9 connector	LEDs			
РСВ	4.5" x 4.0" (114.3 x 101.6 mm)	8 layers			
Indicators	3 LEDs (two user-controlled, one	overvoltage indicator)			
HS USB 2.0 OTG Port	Mini-AB USB connector, source	d from OMAP USB Transceiver			
HS USB Host Port	Four USB HS Ports, up to 500 onboard connectors, two	-			
Audio Connectors	3.5mm, L+R out	3.5mm, Stereo In			
<b>SD/MMC Connector</b>	6 in 1 SD/MMC/SDIO	4/8 bit support, Dual voltage			
<b>User Interface</b>	1-User defined button	Reset Button			
Video	DVI-D or HDMI, display				
	Optional Composite Vid	eo out to two-pin header			
Power Connector	USB Power	DC Power			
Camera	Not included, but supported vi	a camera expansion connector			
Expansion Connectors (not populated)	See Paragraph 2.16, on page 42				
LCD Expansion Connectors (not populated)	See Paragraph 2.12.2, on page 32				

**Table 1: PandaBoard Features** 





#### 1.2 Overview of the OMAP4430 PandaBoard Kit Contents

The OMAP4430 PandaBoard kit contains the following items:

- I PandaBoard
- Board packing material
- I Shipping Box

The following items can be used with the PandaBoard, but are NOT included in the kit.

- USB Cable (mini-AB to Type A)
- HDMI Cable (Type A)
- DB-9 Male-to-female cable (straight-through)
- HDMI-A Male to DVI-D Cable
- DC wall supply (+5Vdc) an example of an acceptable supply is Digikey P/N T951-P5P-ND. Information for this part may be found at: <u>http://search.digikey.com/scripts/DkSearch/dksus.dll?lang=en&site=US&WT.z\_homepage\_link=hp\_go\_button&KeyWords=T951-P5P-ND</u>





## 2 OMAP4430 PandaBoard Architecture

This chapter explains the architecture of the OMAP4430 PandaBoard.

#### 2.1 Overview of the PandaBoard Architecture

Shown in Figure 1 is the Architectural Block Diagram of the OMAP4430 PandaBoard.

Listed below are the major components used on the PandaBoard.

- OMAP4430 Processor
- <sup>a</sup> TWL6030 (Phoenix) Power Management Companion Device
- TWL6040 (Phoenix) Audio Companion Device
- POP Mobile LPDDR2 SDRAM Memory
- <sup>D</sup> HDMI Connector (Type A) for OMAP4430 HDMI Transmitter output
- <sup>D</sup> HDMI Connector (Type A) for DVI-D output sourced via OMAP4 parallel display output
- Audio Input & Output Connectors (3.5mm)
- SD/SDIO/MMC Media Card Cage
- UART via RS-232 and 9-pin D-Sub Connector
- <sup>a</sup> LS Research Module 802.11b/g/n and Bluetooth

The Platform also includes connectors that can be used for additional functionality and/or expansion purposes. These connectors are not populated on the platform, but can be installed by the user. They are indicated by the blue blocks in Figure 1, and include:

- Camera Connector (J17)
- LCD Expansion Connectors (J1 and J4)
- Generic Expansion Connectors (J3 and J6)
- Composite Video Header (J12)

See Figure 2 on page 16 for a top side view of the Panda Platform.

The core components of the PandaBoard will be discussed in this section of the document. This would include the OMAP4430 Processor and its POP LPDDR2 memory, the input clock circuitry, the TWL6030 Power Companion IC, and the TWL6040 Audio Companion IC. The functional interfaces will be discussed in later sections of the document.






Figure 1 – OMAP4430 PandaBoard Architectural Block Diagram






Figure 2 - OMAP4430 PandaBoard (Top View)





#### 2.2 System Clock Distribution

The OMAP4430 PandaBoard implements a 38.4 MHz 1.8V CMOS square-wave oscillator that directly drives the FREF\_SLICER\_IN input (ball AG8) of the OMAP4430 processor and the MCLK input to the TWL6040 Audio Companion IC. This clock is used as an input to the PLLs within the OMAP4430 processor so that it can generate all the internal clock frequencies required for system operation.

#### 2.3 OMAP4430 Processor

The heart of PandaBoard is the OMAP4430 processor. The OMAP4430 high-performance multimedia application device is based on enhanced OMAP<sup>TM</sup> architecture and uses 45-nm technology. For more information, refer to the OMAP4430 Technical Reference Manual (TRM). The architecture is designed to provide best-in-class video, image, and graphics processing sufficient to various applications. The device supports the following functions:

- Streaming video up to full high definition (HD)  $(1920 \times 1080 \text{ p}, 30 \text{ fps})$
- 2-dimensional (2D)/3-dimensional (3D) mobile gaming
- Video conferencing
  - High-resolution still image (up to 16 Mp)

The device supports high-level operating systems (OSs) such as:

- Windows<sup>TM</sup> CE, WinMobile<sup>TM</sup>
- Symbian OS<sup>TM</sup>
- Linux®
- Palm OS<sup>TM</sup>

The device is composed of the following subsystems:

- Cortex<sup>™</sup>-A9 microprocessor unit (MPU) subsystem, including two ARM<sup>®</sup> Cortex-A9 cores
- Digital signal processor (DSP) subsystem
- Image and video accelerator high-definition (IVA-HD) subsystem
- Cortex<sup>TM</sup>-M3 MPU subsystem, including two ARM Cortex-M3 microprocessors
- Display subsystem
- Audio back-end (ABE) subsystem
- Imaging subsystem (ISS), consisting of image signal processor (ISP) and still image coprocessor (SIMCOP) block
- 2D/3D graphic accelerator (SGX) subsystem
- Emulation (EMU) subsystem

The device includes state-of-art power-management techniques required for high-performance mobile products. Comprehensive power management is integrated into the device. The device also integrates:

- On-chip memory
- External memory interfaces
- Memory management
- Level 3 (L3) and level 4 (L4) interconnects
- System and connecting peripherals





#### 2.4 TWL6030 Power Companion IC

The TWL6030 device is a small (7 x 7 mm, 0.4mm pitch) 256 ball FBGA that provides many functions used on the Platform. Shown below is a feature list of the major functions/interfaces provided by the TWL6030 device that are utilized on the Panda platform. This list below doesn't include all device functionality, just that which is used on the PandaBoard.

- A power management system (FSM)
- 1 HS-I2C interface ( $\leq$  2.4Mbits/s) for all Phoenix Power IC GP control commands (CTL-I2C)
- 1 HS-I2C interface ( $\leq$  2.4Mbits/s) for all Smart-Reflex Class 3 control commands (SR-I2C)
- MMC card detection mechanism
- A 24MHz RC oscillator
- A 32kHz RC oscillator for a fast device start-up
- A high-performance crystal oscillator, for 32.768kHz external crystal
- A Real Time Clock (RTC) resource
- Power supply resources:
  - 11 Low Drop Out (LDO) regulators
    - 1 for internal purposes only (VRTC)
      - 1 for internal and platform needs (VANA)
    - 9 for platform needs (VAUX1, VAUX2, VAUX3, VCXIO, VDAC, VMMC, VPP, VUSB, VUSIM)
  - $\circ$  7 buck SMPS with:
    - DVS capability Smart-Reflex Class 3 compatible (VCORE1, VCORE2, VCORE3)
    - 1 for I/O supply (V1V8), with specific PWMFORCE input control
    - 1 for LDOs pre-regulation (V2V1) and Phoenix Audio features
    - 1 for memory supply (VMEM)
    - 1 for external modem, RF transceiver or I/Os (V1V29)
- <sup>a</sup> 3 general-purpose enables for possible platform upgrades (REGEN1, REGEN2, SYSEN)

#### 2.4.1 TWL6030 Core SMPS Outputs

The TWL6030 implements three Switch Mode Power Supplies (SMPS) that source the three main core voltage rails for the OMAP4430 processor. The default voltage of all of these supplies is 0.95V, and each should be adjusted as required by S/W for the desired processor OPP.

VCORE1 is a 1200mA SMPS that is used to power the VDD\_MPU balls on the OMAP4430 processor (net name VDD\_VCORE1, 9 balls total). VCORE2 is a 600mA SMPS that is used to power the VDD\_IVA\_AUDIO balls on the processor (net name VDD\_VCORE2, 10 balls total). VCORE3 is a 600mA SMPS that is used to power the VDD\_CORE balls on the processor (net name VDD\_VCORE3, 34 balls total) and the VDDA\_DLLn\_LPDDR21 and VDDA\_DLLn\_LPDDR22, where n=0 and 1 (4 balls total).





#### 2.4.2 TWL6030 V1V8 SMPS Output

The TWL6030 V1V8 SMPS provides the I/O voltage for the PandaBoard (net name VIO\_1v8). This is a 1200mA SMPS that provides a 1.8V output that is used to power many balls on the OMAP4430 processor that set the I/O voltage for the device. It also sources onboard peripherals that require an operating voltage referenced to processor I/Os.

#### 2.4.3 TWL6030 V2V1 SMPS Output

The TWL6030 V2V1 SMPS output is used by the TWL6040 Audio Companion IC as an input for some of its internal power supplies (specifically the high side and low side LDOs and the negative charge pump). It is also connected to the TWL6030 as the input voltage to the VCXIO and VDAC LDOs (net name VDD\_2V1). It is a 600mA SMPS with a default output value of 2.10V.

#### 2.4.4 TWL6030 VMEM SMPS Output

The TWL6030 VMEM output is a 600mA SMPS used to provide the operating voltage for the VDD2 LPDDR2 balls on the OMAP4430 processor (net name VDD\_VMEM). These OMAP balls are feed-throughs to the top POP footprint on the OMAP package, where they directly connect to the LPDDR2 VDD2 balls. This SMPS is a 600mA max capacity rail. The Micron LPDDR2 device used is an S4B type device, so VDD2 is required to be 1.2V. This is set in the TWL6030 companion chip by connecting the BOOT1 input to VRTC.

#### 2.4.5 TWL6030 V1V29 SMPS Output

The TWL6030 V1V29 output is a 600mA SMPS used to provide the operating voltage for the VDD2 LPDDR2 balls on the OMAP4430 processor (net name VDD\_VMEM). These OMAP balls are feed-throughs to the top POP footprint on the OMAP package, where they directly connect to the LPDDR2 VDD2 balls. This SMPS is a 600mA max capacity rail. The Micron LPDDR2 device used is an S4B type device, so VDD2 is required to be 1.2V. This is set in the TWL6030 companion chip by connecting the BOOT1 input to VRTC, which causes V1V29 to be set to a default of 1.225V.

#### 2.4.6 TWL6030 LDO Power Resources

The VAUX2 LDO is a programmable LDO that is only connected to pin 1 of the LCD Expansion Connector J4. Its possible output voltage settings include 1.2V, 1.8V, 2.5V, 2.75V, and 2.8V, and its maximum output current is 200mA. The voltage to be programmed will be dependent on the board plugged into the LCD Expansion connectors, but will most likely be 2.8V.

The VAUX3 LDO is a programmable LDO that is only connected to pin 30 of the Camera Expansion Connector, J17. Its possible output voltage settings include 1.0V, 1.2V, 1.3V, 1.8V, 2.5V, 2.8V, 3.0V, and its maximum output current is 200mA. The output voltage to be utilized would depend on the implementation of the camera module.

The VCXIO LDO is a fixed 1.8V, 200mA LDO that provides a 1.8V input to certain noise sensitive OMAP4430 balls. The balls powered by this LDO include the VDDA\_CSI2 balls (V28 and W28), the





VDDA\_DPLL balls (G13, P9 and Y16), and on this revision of the PandaBoard, the VDDS\_DV\_BANK7 ball (M28). This LDO also provides power for the onboard 38.4 MHz oscillator.

The VDAC LDO is a fixed 1.8V, 50mA LDO that provides a 1.8V input to certain noise sensitive OMAP4430 balls. The balls powered by this LDO include the VDDA\_HDMI\_VDAC balls (A11 and G12).

The VMMC LDO is a programmable LDO that provides the voltage to the VDDS\_MMC1 balls on the OMAP processor (pins G7 and H7) as well as the SDMMC cardcage. This LDO is off when the board is powered on, but is turned on and set to 1.8V or 3.0V depending on card capabilities detected.

The VRTC LDO is an adjustable LDO that provides internal voltages to the TWL6030 device. Its possible output voltage settings are 1.8V and 2.5V and its maximum output current is 25mA. In normal operation, it should always be set to 1.8V.

The VUSB LDO is a fixed 3.3V, 35mA LDO that provides voltage to the OMAP4430 that it uses for its internal USB transceiver. The only ball powered by this LDO is the VDDA\_USBA0OTG\_3P3V ball (ball A5).

The VPP LDO is adjustable LDO that powers the VPP\_CUST and VPP\_STD balls on OMAP (balls J8 and Y22). This LDO is only needed for eFuse operations and can be left disabled for normal PandaBoard operation.

#### 2.4.7 TWL6030 Clock Circuitry

The TWL6030 has an 32.768 KHz crystal connected across its OSC32KIN and OSC32KOUT balls. This crystal is used by the TWL6030 to generate three output 32.768 KHz, 1.8V square wave clock outputs. These outputs are:

CLK32KAO: always on clock connected to the SYS32K input of the OMAP4430 processor. CLK32KAUDIO: clock connected to the CLK32K input of the TWL6040 Audio Companion IC. CLK32KG: a gated 32.768 clock connected to the SLOW\_CLK input of the LS Research module. This clock will be off by default at reset, and must be enabled by software.

#### 2.5 TWL6040 Audio Companion IC

The TWL6040 device is a small (6 x 6 mm, 0.5mm pitch) 120 ball PBGA that provides many functions, primarily audio, used on the Platform. Shown below is a feature list of the major functions/interfaces provided by the TWL6040 device.

- A audio management system
  - PDM Interface for Audio and control
  - Analog Microphone Interface
  - Headset speaker (32 ohm) and microphone





- Earpiece Output
- Aux Output
- Hands-free 8 ohm driver
- o Dual Vibrator
- Misc Control
  - o GPO
    - o I2C (high speed)
    - o Power on/off
- □ Power
  - o Internal LDOs
  - o Internal negative charge pump

#### 2.6 SYSBOOT Configuration

The OMAP4430 Processor has eight SYSBOOT inputs. These inputs are sampled after a board reset, and determine the booting and operating mode of the OMAP4430 Processor. The upper two inputs (SYSBOOT[7:6]) control the clocking modes of the part (i.e. enabling/disabling the internal oscillator to allow using a crystal input or oscillator). They are currently set to "11" and should not be changed.

The lower six inputs, SYSBOOT[5:0] determine the type and order of memory or peripheral booting. SYSBOOT[5] determines whether memory or peripheral booting is preferred. The SYSBOOT definitions may be found in the OMAP4430 TRM, but are included here for convenience. See Table 2 on page 22 for the SYSBOOT definitions for peripheral preferred booting, and Table 3 on page 23 for memory preferred booting SYSBOOT definitions. The shaded row in Table 2 is the default configuration of the PandaBoard.

If it is desired to change the SYSBOOT configuration, resistors may be added or removed from the SYSBOOT[5:0] lines. The SYSBOOT[5:0] lines have weak internal pull-down resistors, so removing the resistor will result in the line being sampled as a '0' at reset, and installing a 3.3K or lower value resistor will result in the line being sampled as a '1' at reset. See Figure 3 on page 24 for the location of the resistors on SYSBOOT[5:0]. These resistors are connected to OMAP4430 as follows:

- R123: SYSBOOT0
- R136: SYSBOOT1
- R128: SYSBOOT2
- R119: SYSBOOT3
- R135: SYSBOOT4
- R137: SYSBOOT5

*NOTE:* Do not use pull-up resistance values higher than 3.3Kohm on the SYSBOOT lines. This would create a voltage divider with the internal OMAP pulldown, potentially causing an invalid value to be internally latched for SYSBOOT.





	Booting Devices Order				
SYSBOOT[5:0]	$1^{st}$	2 <sup>nd</sup>	3 <sup>rd</sup>	$4^{\text{th}}$	
000000	USB	MMC2(1)			
000001	USB	XIP			
000010	USB	XIPWAIT			
000011	USB	NAND			
000100	USB	EMIF			
000101	USB	MMC1			
000110	USB	OneNAND			
000111	USB	OneNAND	MMC2(1)		
001000	UART	MMC2(1)			
001001	UART	XIP			
001010	UART	XIPWAIT			
001011	UART	NAND			
001100	UART	EMIF			
001101	UART	MMC1			
001110	UART	OneNAND			
001111	USB-ULPI	MMC2(1)			
010000	USB-ULPI	XIP			
010001	USB-ULPI	XIPWAIT			
010010	USB-ULPI	NAND			
010011	USB-ULPI	EMIF			
010100	USB-ULPI	MMC1			
010101	USB-ULPI	OneNAND			
010110	USB	UART	MMC1	MMC2(1)	
010111	USB	UART	MMC1	XIP	
011000	USB-ULPI	UART	MMC2(2)		
011001	USB	UART	MMC1	NAND	
011010	UART	MMC2(2)			
011011	USB	UART	MMC1		
011100	USB	MMC2(2)			
011101		Reserve			
011110	Reserved				
011111 <sup>(1)</sup>	Fast XIP booting. Wa	ait monitoring off	USB	UART	

<sup>(1)</sup> Only on GP devices

#### Table 2: SYSBOOT[5:0] Definitions – Peripheral Preferred Booting





CVCDOOTI5-01	Booting Devices Order				
SYSBOOT[5:0]	$1^{st}$	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	
100000	MMC2(1)	USB			
100001	XIP	USB			
100010	XIPWAIT	USB			
100011	NAND	USB			
100100	EMIF	USB			
100101	MMC1	USB			
100110	OneNAND	USB			
100111	OneNAND	MMC2(1)	USB		
101000	MMC2(1)	UART			
101001	XIP	UART			
101010	XIPWAIT	UART			
101011	NAND	UART			
101100	EMIF	UART			
101101	MMC1	UART			
101110	OneNAND	UART			
101111	MMC2(1)	USB-ULPI			
110000	XIP	USB-ULPI			
110001	XIPWAIT	USB-ULPI			
110010	NAND	USB-ULPI			
110011	EMIF	USB-ULPI			
110100	MMC1	USB-ULPI			
110101	OneNAND	USB-ULPI			
110110	MMC2(1)	USB	UART	MMC1	
110111	XIP	USB	UART	MMC1	
111000	MMC2(2)	USB-ULPI	UART		
111001	NAND	USB	UART	MMC1	
111010	MMC2(2)	UART			
111011	MMC1	USB	UART		
111100	MMC2(2)	USB			
111101		Reserve	ed		
111110		Reserve			
111111 <sup>(1)</sup>	Fast XIP booting. Wa	ait monitoring off	USB	UART	

<sup>(1)</sup> Only on GP devices

#### Table 3: SYSBOOT[5:0] Definitions – Memory Preferred Booting






Figure 3 – SYSBOOT[5:0] Resistor Locations

#### 2.7 Miscellaneous Power Circuitry

#### 2.7.1 Input Power Circuitry

The input power circuitry may be found on sheet 2 of the board schematic. A block diagram of this circuitry is shown in Figure 4 below. The PandaBoard may be run either with or without a DC wall supply plugged into the input power jack at P3.

Without an external power supply plugged in, the 5Vdc input power is supplied from the mini-AB USBOTG connector at J18. This supply is only capable of providing 500mA of output current, so board operations will be limited in this mode (e.g. USB host port operation will not be possible, and other operations could be limited, depending on current requirements). The path of current flow in this mode is designated below by the red arrow. The 5V from VBUS will be routed through the switch at U22, to the LDO at U23, which provides a 4.2V "battery" voltage for the TWL6030 and TWL6040 Companion ICs.






Figure 4 – PandaBoard Input Power Circuitry Block Diagram

With an external power supply plugged in, the 5Vdc input power is supplied from the input DC jack at P3. The current capability in this mode is only limited by the particular DC supply being used. The path of current flow in this mode is designated below by the blue arrows. The switch at U22 will be disabled by the insertion of the DC input jack in this mode, and the regulated 5Vdc from the wall supply will be connected to the input of the LDO at U23, which provides a 4.2V "battery" voltage for the TWL6030 and TWL6040 Companion ICs.

An acceptable DC supply that may be used with the PandaBoard is one manufactured by CUI, Incorporated (P/N ETS050400UTC-P5P-SZ). A datasheet for this supply may be found at <u>http://products.cui.com/getPDF.aspx?filename=20+W+desktop.pdf</u>. This supply has a 5.5mm outside jack diameter, and a 2.1mm inside diameter. It is currently in stock, and may be ordered from Digikey (Digikey P/N T951-P5P-ND).

CAUTION: only use a 5Vdc regulated power supply to power the PandaBoard. Connecting a supply with an output higher than +5Vdc could cause possible board damage.





The supervisor IC at U20 has the DC input power tied to its VDD pin through a voltage divider. When the voltage at the VDD input of this IC exceeds 1.40V (i.e. DCIN\_JACK  $\geq$  5.64V), the reset output of the supervisor is negated. This will enable the two FETs at T1A and T1B, which will illuminate the red overvoltage indicator, and disable the load switch at U17, which removes input power to the onboard circuitry. The load switch at U15 that provides 5V USB Host power is enabled and disabled manually by writing GPIO\_1 to a '1', or a '0', respectively. The load switch at U15 powers up disabled.

#### 2.7.2 USB/Ethernet Power Circuitry

There is a fixed 3.3V LDO (U11) that provides power for the LAN9514 Ethernet/USB Hub device. This device is a Texas Instruments TPS73633DBVR device which can provide up to 400mA of output current. This device may be controlled via S/W by writing OMAP4430 GPIO\_1. Writing this GPIO high will enable this LDO, while writing it low will disable it (see Table 9 on page 41). This device is shown on sheet 11 of the schematic.

#### 2.8 Standard Volatile Memory

The OMAP4430 processor supports two LPDDR2 channels, accessible only via a POP memory device soldered on the 216-ball, 12x12 mm footprint on top of the OMAP4430 processor. Each channel supports up to two chip-selects, so up to four LPDDR2 memory dies are supported. The two stacked memory packages are directly connected to the two LPDDR2 EMIF4D interfaces of the OMAP4430 die. The base address for the LPDDR2 is 0x8000 0000.

An 8Gb/1GB POP LPDDR2 DRAM device (Elpida P/N EDB8064B1PB-8D-F) is provided on the PandaBoard. The memory device has four dies, with each die being a separate 2Gb LPDDR2.

#### 2.9 Debug UART Interface

A single RS-232 port is provided on the PandaBoard via 9-pin D-sub female connector at location P4. It provides access to the UART3 interface of the OMAP4430. See Figure 5 for the implementation of the RS232 port.

The TXS0104EZXUR device at U21 is a voltage translator that translates between the 1.8V logic levels required by the OMAP4430 processor to the 3.3V logic levels required by the SN75C3232EDR. The SN75C3232EDR @ U24 is an RS-232 transceiver that converts the 3.3V logic signals to/from the voltage translator (TXS0104EZXUR) to the RS-232 signal levels required (-5V to +5V).

The UART port at P4 can be accessed by using Teraterm or other terminal emulation program. To use this UART interface, the serial port settings should be applied as follows:

- BAUD RATE: 115200
- DATA: 8 bit





- PARITY: none
- STOP: 1bit
- FLOW CONTROL: none

This port requires the use of a 9-pin D-sub Male to Female straight-through cable.




Figure 5 – Panda UART3/RS-232 Block Diagram

#### 2.10 SD/MMC Connector

The OMAP4430 PandaBoard supports removable memory storage via onboard SD/MMC card cage. It is an eight-bit card cage that supports 1.8V or 3.0V cards. Card detect functionality is supported via the TWL6030 power companion IC. See Figure 6 for a block diagram of the interface signaling to the card cage. The resistors shown in Figure 6 below are 33 ohm series termination resistors.






Figure 6 – Panda SDMMC1 Card Cage Block Diagram

#### 2.11 HDMI Interface

The OMAP4430 PandaBoard provides a High-Definition Multimedia Interface (HDMI) via an industrystandard Type A connector at location P2. The interface is provided using the internal HDMI module provided by the OMAP4430. See Figure 7 for a block diagram of the PandaBoard HDMI circuitry. This interface includes a Texas Instruments TPD12S015 HDMI Port Protection/Interface device. A datasheet for the TPD12S015 may be found at <u>http://focus.ti.com/docs/prod/folders/print/tpd12s015.html</u>. The high-speed differential clock and data lines are connected straight from OMAP to the ESD protection device, to the connector, so that any ESD event experienced at the connector will be absorbed before damaging the OMAP4430 device I/Os.








Figure 7 – Panda HDMI Interface Block Diagram

In addition to providing ESD protection on the signals coming from the connector, this device performs voltage translation on the control signals in the HDMI interface (SCL, SDA, CEC, and HPD) from the 1.8V levels of the OMAP4430 to the 5V levels required by a TV set. It also implements a DC/DC boost converter that operates from the "battery" voltage, VBAT, and outputs a 5Vdc output that is capable of sourcing up to 55mA of current. See Table 4 for the GPIOs used on the HDMI interface and a description of their function. The direction column in this table indicates whether this device is an output from OMAP (O) or an input to OMAP (I).




GPIO	Dir	Signal Name	Description
GPIO_41	0	HDMI_LS_OE	TPD12S015 Level Shifter and internal LDO Enable 1 = Enabled,  0 = Disabled
GPIO_60	0	HDMI_CT_CP_HPD	TPD12S015 DC/DC Converter and Hot-Plug DetectEnable $1 =$ Enabled, $0 =$ Disabled

#### Table 4: HDMI GPIO Definitions

#### 2.12 Display Interface

The PandaBoard provides two possible options for the usage of the OMAP4430 parallel display signals. The first option (the as-shipped default configuration) routes them to a TFP410 DVI transmitter, whose output feeds an onboard DVI-D connector. The second option routes them to a pair of 20-pin LCD expansion connectors (J1 and J4). Both of these possible options are discussed in the following paragraphs. See Figure 8 for a diagram of the PandaBoard Display Interface. The path shown in red in Figure 8 is the as-shipped default configuration.



#### Figure 8 – Panda Display Interface Block Diagram

#### 2.12.1 Parallel Display DVI-D connector

As mentioned previously, the as-shipped parallel display interface configuration for the PandaBoard is with the parallel display interface signals from OMAP driven to a TFP410 DVI transmitter, whose output feeds an onboard DVI-D connector. See Figure 9 for a block diagram of this interface.








Figure 9 – Panda DVI-D Output Block Diagram

See Table 5 for the GPIOs used on the Parallel display interface and a description of their function. This table does not include the 28 parallel display signals (DATA[23:0], PCLK, VSYNC, HSYNC, and DE). The direction column in this table indicates whether this device is an output from OMAP (O) or an input to OMAP (I).



GPIO	Signal Name	Description
GPIO_0	H_GPIO_0/ TFP410_NPD	TFP410 Device Power down (note: this GPIO goes through a voltage translator to meet the 3.3V I/O requirement of the TFP410 on this pin) 1 = Normal Operation, 0 = Power Down
GPIO_122	DVI_MSEN	TFP410 Monitor Sense 0 = Powered on receiver sensed at the differential outputs 1 = No powered on receiver detected. (note: this output from the TFP410 is open-drain and has a pull-up to 1.8V, so it is connected directly to OMAP)

#### Table 5: DVI-D Display GPIO Definitions

#### 2.12.2 Parallel Display Expansion Connector Interface


The second parallel display option for the PandaBoard is to plug an external display module into parallel display expansion connectors J1 and J4. See Figure 10 on page 33 for a diagram of this configuration. To enable this configuration, rework would have to be done to the board. The rework would consist of removing 28 resistors (RMUX "A" shown in Figure 9 on page 31) and adding 28 different resistors (RMUX "B" shown in Figure 10 on page 33). To do this, perform the following two steps:

- 1) Remove the following 28 resistors on the top side of the board as highlighted in red in Figure 11 on page 35 in the following locations: R40-R43, R45, R46, R48-R53, R64-R73, and R80-R85. These 28 resistors comprise the "RMUXA" block shown in Figure 9.
- 2) Add 0201, 33 ohm resistors on the back side of the board as highlighted in red in Figure 12 on page 36 in the following locations: R176-R203. These 28 resistors comprise the "RMUXB" block shown in Figure 10. Note: if 33 ohm resistors are not available, then zero ohm resistors may be used, or you may simply solder across the individual resistor pads.

NOTE: the two expansion connectors are through-hole, 1.27mm pitch connectors that are placed identically and are pin-compatible with the display expansion connectors on the OMAP3530 Beagleboard. Display modules that were developed for the Beagleboard may be reused on the PandaBoard.



DISPC2_DATA12/GPIO_167 DISPC2_DATA13/GPIO_166 DISPC2_DATA14/GPIO_165 DISPC2_DATA15/GPIO_164 DISPC2_DATA16/GPIO_164 DISPC2_DATA16/GPIO_166 DISPC2_DATA17/GPIO_17 DISPC2_DATA19/GPIO_162 DISPC2_DATA19/GPIO_162 DISPC2_DATA21/GPIO_160 DISPC2_DATA21/GPIO_160 DISPC2_DATA21/GPIO_159 DISPC2_DATA23/GPIO_158 DISPC2_DATA23/GPIO_158 DISPC2_VSYNC/GPIO_18 DISPC2_VSYNC/GPIO_18 DISPC2_LSYNC/GPIO_18 DISPC2_DATA23/GPIO_13 DISPC2_DATA23/GPIO_13 DISPC2_DATA23/GPIO_13 DISPC2_DCLK/GPIO_13 DISPC3	<b>OMAP4430</b>			Di	splay Ex (J1 &	
DISPC2_DATA2/GPIO_28 0 DISPC2_DATA3/GPIO_27 0 DISPC2_DATA3/GPIO_27 0 DISPC2_DATA3/GPIO_25 0 DISPC2_DATA6/GPIO_24 0 DISPC2_DATA6/GPIO_23 0 DISPC2_DATA8/GPIO_23 0 DISPC2_DATA8/GPIO_23 0 DISPC2_DATA8/GPIO_23 0 DISPC2_DATA9/GPIO_15 0 DISPC2_DATA10/GPIO_14 0 DISPC2_DATA11/GPIO_168 0 DISPC2_DATA11/GPIO_166 0 DISPC2_DATA13/GPIO_166 0 DISPC2_DATA13/GPIO_166 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA16/GPIO_165 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA18/GPIO_165 0 DISPC2_DATA18/GPIO_166 0 DISPC2_DATA18/GPIO_166 0 DISPC2_DATA18/GPIO_167 0 DISPC2_DATA18/GPIO_168 0 DISPC2_DATA18/GPIO_168 0 DISPC2_DATA18/GPIO_168 0 DISPC2_DATA18/GPIO_169 0 DISPC2_DATA18/GPIO_161 0 DISPC2_DATA19/GPIO_161 0 DISPC2_DATA19/GPIO_162 0 DISPC2_DATA21/GPIO_159 0 DISPC2_PCLK/GPIO_18 0 DISPC2_PCLK/GPIO_18 0 DISPC2_DE/GPIO_21 0 DISPC2_DE/GPIO_21 0 DISPC2_DE/GPIO_13 I0	DISPC2_DATA0/GPIO_191	0	<b>─</b> ┥		DATA0	
DISPC2_DATA3/GPIO_27 0 DISPC2_DATA4/GPIO_26 0 DISPC2_DATA5/GPIO_25 0 DISPC2_DATA6/GPIO_24 0 DISPC2_DATA6/GPIO_23 0 DISPC2_DATA8/GPIO_22 0 DISPC2_DATA9/GPIO_15 0 DISPC2_DATA10/GPIO_14 0 DISPC2_DATA10/GPIO_168 0 DISPC2_DATA11/GPIO_168 0 DISPC2_DATA13/GPIO_166 0 DISPC2_DATA13/GPIO_166 0 DISPC2_DATA15/GPIO_166 0 DISPC2_DATA16/GPIO_163 0 DISPC2_DATA18/GPIO_163 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_164 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_164 0 DISPC2_DATA19/GPIO_165 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_164 0 DISPC2_DATA19/GPIO_165 0 DISPC2_DATA19/GPIO_163 0 DISPC2_DATA19/GPIO_164 0 DISPC2_DATA19/GPIO_165 0 DISPC2_DATA19/GPIO_165 0 DISPC2_DATA19/GPIO_168 0 DISPC2_DATA19/GPIO_169 0 DISPC2_DATA23/GPIO_158 0 DISPC2_PCLK/GPIO_18 0 DISPC2_PCLK/GPIO_18 0 DISPC2_DE/GPIO_21 0 DISPC2_DE/GPIO_21 0 DISPC2_DE/GPIO_13 I0	DISPC2_DATA1/GPIO_190	0	— <b>—</b>	•	DATA1	
DISPC2_DATA4/GPIO_26       0         DISPC2_DATA5/GPIO_25       0         DISPC2_DATA6/GPIO_24       0         DISPC2_DATA6/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA9/GPIO_15       0         DISPC2_DATA10/GPIO_16       0         DISPC2_DATA11/GPIO_168       0         DISPC2_DATA13/GPIO_166       0         DISPC2_DATA16/GPIO_166       0         DISPC2_DATA16/GPIO_166       0         DISPC2_DATA18/GPIO_166       0         DISPC2_DATA19/GPIO_161       0         DISPC2_DATA19/GPIO_161       0         DISPC2_DATA21/GPIO_161       0         DISPC2_DATA21/GPIO_161       0         DISPC2_DATA23/GPIO_158       0         DISPC2_PCLK/GPIO_18       0         DISPC2_LSYNC/GPIO_211       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_DATA23/GPIO_13       0         DISPC2_DE/GPIO_13       0	DISPC2_DATA2/GPIO_28	0	— <b>↓</b>	•	DATA2	
DISPC2_DATA5/GPIO_25       0         DISPC2_DATA6/GPIO_24       0         DISPC2_DATA7/GPIO_23       0         DISPC2_DATA8/GPIO_22       0         DISPC2_DATA9/GPIO_15       0         DISPC2_DATA10/GPIO_14       0         DISPC2_DATA11/GPIO_168       0         DISPC2_DATA11/GPIO_166       0         DISPC2_DATA1/GPIO_166       0         DISPC2_DATA18/GPIO_166       0         DISPC2_DATA18/GPIO_161       0         DISPC2_DATA18/GPIO_162       0         DISPC2_DATA21/GPIO_161       0         DISPC2_DATA22/GPIO_158       0         DISPC2_PCLK/GPIO_19       0         DISPC2_PCLK/GPIO_18       0         DISPC2_PCLK/GPIO_18       0         DISPC2_PCLK/GPIO_18       0         DISPC2_PCLK/GPIO_13       0         DISPC2_PCLK/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_PCLK/GPIO_13       0 <t< td=""><td>DISPC2_DATA3/GPIO_27</td><td>0</td><th><b>─</b>┥</th><td> </td><td>DATA3</td><td></td></t<>	DISPC2_DATA3/GPIO_27	0	<b>─</b> ┥		DATA3	
DISPC2_DATA6/GPIO_24       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_23       0         DISPC2_DATA8/GPIO_22       0         DISPC2_DATA9/GPIO_15       0         DISPC2_DATA10/GPIO_14       0         DISPC2_DATA11/GPIO_168       0         DISPC2_DATA12/GPIO_167       0         DISPC2_DATA13/GPIO_166       0         DISPC2_DATA13/GPIO_166       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA16/GPIO_165       0         DISPC2_DATA18/GPIO_166       0         DISPC2_DATA18/GPIO_166       0         DISPC2_DATA18/GPIO_164       0         DISPC2_DATA18/GPIO_165       0         DISPC2_DATA18/GPIO_163       0         DISPC2_DATA18/GPIO_163       0         DISPC2_DATA21/GPIO_164       0         DISPC2_DATA22/GPIO_158       0         DISPC2_DATA22/GPIO_159       0         DISPC2_VSYNC/GPIO_18       0         DISPC2_HSYNC/GPIO_18       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0         DISPC2_DE/GPIO_13       0	DISPC2_DATA4/GPIO_26	0		•	DATA4	
DISPC2_DATA7/GPIO_23 O DISPC2_DATA8/GPIO_22 O DISPC2_DATA9/GPIO_15 O DISPC2_DATA10/GPIO_14 O DISPC2_DATA11/GPIO_168 O DISPC2_DATA12/GPIO_167 O DISPC2_DATA13/GPIO_166 O DISPC2_DATA13/GPIO_166 O DISPC2_DATA15/GPIO_164 O DISPC2_DATA15/GPIO_164 O DISPC2_DATA16/GPIO_163 O DISPC2_DATA18/GPIO_163 O DISPC2_DATA19/GPIO_162 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA21/GPIO_163 O DISPC2_DATA22/GPIO_158 O DISPC2_DATA22/GPIO_158 O DISPC2_VSYNC/GPIO_20 O DISPC2_VSYNC/GPIO_21 O DISPC2_HSYNC/GPIO_13 IO	DISPC2_DATA5/GPIO_25	0	─┤		DATA5	
DISPC2_DATA8/GPIO_22       0         DISPC2_DATA9/GPIO_15       0         DISPC2_DATA10/GPIO_14       0         DISPC2_DATA11/GPIO_168       0         DISPC2_DATA12/GPIO_167       0         DISPC2_DATA13/GPIO_166       0         DISPC2_DATA15/GPIO_166       0         DISPC2_DATA16/GPIO_166       0         DISPC2_DATA16/GPIO_166       0         DISPC2_DATA16/GPIO_166       0         DISPC2_DATA18/GPIO_164       0         DISPC2_DATA18/GPIO_163       0         DISPC2_DATA19/GPIO_162       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA21/GPIO_158       0         DISPC2_DATA23/GPIO_158       0         DISPC2_VSYNC/GPIO_20       0         DISPC2_NSYNC/GPIO_18       0         DISPC2_NSYNC/GPIO_13       0         DISPC2_DE/GPIO_213       0	DISPC2_DATA6/GPIO_24	0	─┥ ┝─→		DATA6	
DISPC2_DATA9/GPIO_15       O         DISPC2_DATA10/GPIO_14       O         DISPC2_DATA11/GPIO_168       O         DISPC2_DATA12/GPIO_167       O         DISPC2_DATA13/GPIO_166       O         DISPC2_DATA13/GPIO_166       O         DISPC2_DATA15/GPIO_166       O         DISPC2_DATA16/GPIO_166       O         DISPC2_DATA16/GPIO_166       O         DISPC2_DATA16/GPIO_166       O         DISPC2_DATA18/GPIO_166       O         DISPC2_DATA18/GPIO_166       O         DISPC2_DATA18/GPIO_161       O         DISPC2_DATA20/GPIO_161       O         DISPC2_DATA22/GPIO_159       O         DISPC2_DATA23/GPIO_158       O         DISPC2_PCLK/GPIO_19       O         DISPC2_DATA23/GPIO_13       O         DISPC2_DATA23/GPIO_13       O         DISPC2_PCLK/GPIO_13       O         DISPC2_DE/GPIO_21       O         DISPC2_DE/GPIO_213       O         DISPC2_DE/GPIO_13       O	DISPC2_DATA7/GPIO_23	0	<b>─</b> ┥		DATA7	
DISPC2_DATA10/GPIO_14       O         DISPC2_DATA11/GPIO_168       O         DISPC2_DATA12/GPIO_166       O         DISPC2_DATA13/GPIO_166       O         DISPC2_DATA13/GPIO_166       O         DISPC2_DATA14/GPIO_165       O         DISPC2_DATA15/GPIO_164       O         DISPC2_DATA16/GPIO_164       O         DISPC2_DATA17/GPIO_164       O         DISPC2_DATA18/GPIO_166       O         DISPC2_DATA18/GPIO_163       O         DISPC2_DATA19/GPIO_163       O         DISPC2_DATA20/GPIO_161       O         DISPC2_DATA22/GPIO_159       O         DISPC2_DATA23/GPIO_158       O         DISPC2_VSYNC/GPIO_20       O         DISPC2_DE/GPIO_213       O         DISPC2_DE/GPIO_13       O         DISPC2_DE/GPIO_213       O	DISPC2_DATA8/GPIO_22	0			DATA8	
DISPC2_DATA11/GPIO_168 0 DISPC2_DATA12/GPIO_167 0 DISPC2_DATA13/GPIO_166 0 DISPC2_DATA15/GPIO_165 0 DISPC2_DATA15/GPIO_164 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA17/GPIO_17 0 DISPC2_DATA18/GPIO_163 0 DISPC2_DATA19/GPIO_162 0 DISPC2_DATA20/GPIO_161 0 DISPC2_DATA21/GPIO_160 0 DISPC2_DATA21/GPIO_159 0 DISPC2_DATA23/GPIO_158 0 DISPC2_PCLK/GPIO_19 0 DISPC2_VSYNC/GPIO_20 0 DISPC2_DE/GPIO_21 0 DISPC2_DE/GPIO_13 10	DISPC2_DATA9/GPIO_15	0			DATA9	
DISPC2_DATA12/GPIO_167       0         DISPC2_DATA13/GPIO_166       0         DISPC2_DATA13/GPIO_165       0         DISPC2_DATA15/GPIO_164       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA16/GPIO_164       0         DISPC2_DATA17/GPIO_177       0         DISPC2_DATA19/GPIO_162       0         DISPC2_DATA20/GPIO_161       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA23/GPIO_159       0         DISPC2_DATA23/GPIO_158       0         DISPC2_VSYNC/GPIO_20       0         DISPC2_LSUMC/GPIO_18       0         DISPC2_DE/KJOPIO_13       0	DISPC2_DATA10/GPIO_14	0	— <mark>∠</mark> →		DATA10	
DISPC2_DATA13/GPIO_166 0 DISPC2_DATA14/GPIO_165 0 DISPC2_DATA15/GPIO_164 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA16/GPIO_16 0 DISPC2_DATA19/GPIO_162 0 DISPC2_DATA20/GPIO_161 0 DISPC2_DATA21/GPIO_160 0 DISPC2_DATA22/GPIO_159 0 DISPC2_DATA23/GPIO_158 0 DISPC2_VSYNC/GPIO_18 0 DISPC2_VSYNC/GPIO_18 0 DISPC2_DE/GPIO_13 I0	DISPC2_DATA11/GPIO_168	0	— <mark>∩</mark> —→	•	DATA11	
DISPC2_DATA14/GPIO_165 0 DISPC2_DATA15/GPIO_164 0 DISPC2_DATA16/GPIO_164 0 DISPC2_DATA16/GPIO_16 0 DISPC2_DATA17/GPIO_17 0 DISPC2_DATA18/GPIO_163 0 DISPC2_DATA19/GPIO_162 0 DISPC2_DATA20/GPIO_161 0 DISPC2_DATA21/GPIO_160 0 DISPC2_DATA22/GPIO_159 0 DISPC2_DATA23/GPIO_158 0 DISPC2_VSYNC/GPIO_18 0 DISPC2_VSYNC/GPIO_20 0 DISPC2_NSYNC/GPIO_13 10 DISPC2_DE/GPIO_13 10	DISPC2_DATA12/GPIO_167	0			DATA12	
DISPC2_DATA15/GPIO_164 DISPC2_DATA15/GPIO_166 DISPC2_DATA17/GPIO_177 DISPC2_DATA18/GPIO_163 DISPC2_DATA19/GPIO_162 DISPC2_DATA20/GPIO_161 DISPC2_DATA22/GPIO_160 DISPC2_DATA22/GPIO_159 DISPC2_DATA23/GPIO_158 DISPC2_PCLK/GPIO_19 DISPC2_VSYNC/GPIO_18 DISPC2_VSYNC/GPIO_18 DISPC2_DE/GPIO_21 DISPC2_DE/GPIO_21 DISPC2_DE/GPIO_13 IO DISPC3	DISPC2_DATA13/GPIO_166	0			DATA13	
DISPC2_DATA16/GPIO_16       0         DISPC2_DATA17/GPIO_17       0         DISPC2_DATA18/GPIO_163       0         DISPC2_DATA19/GPIO_162       0         DISPC2_DATA20/GPIO_161       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA23/GPIO_159       0         DISPC2_PCLK/GPIO_158       0         DISPC2_VSYNC/GPIO_20       0         DISPC2_LASYNC/GPIO_210       0         DISPC2_DE/GPIO_21       0         DISPC2_DE/GPIO_13       10	DISPC2_DATA14/GPIO_165	0	<b></b>		DATA14	
DISPC2_DATA17//GPIO_17       0         DISPC2_DATA18/GPIO_163       0         DISPC2_DATA19/GPIO_162       0         DISPC2_DATA20/GPIO_161       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA22/GPIO_159       0         DISPC2_DATA23/GPIO_158       0         DISPC2_VSYNC/GPIO_19       0         DISPC2_VSYNC/GPIO_20       0         DISPC2_LSYNC/GPIO_13       0         DISPC2_DE/GPIO_13       0	DISPC2_DATA15/GPIO_164	0	— <mark>,                                     </mark>	•	DATA15	
DISPC2_DATA18/GPIO_163       0         DISPC2_DATA19/GPIO_162       0         DISPC2_DATA20/GPIO_161       0         DISPC2_DATA21/GPIO_160       0         DISPC2_DATA22/GPIO_159       0         DISPC2_DATA23/GPIO_158       0         DISPC2_VSYNC/GPIO_19       0         DISPC2_VSYNC/GPIO_18       0         DISPC2_HSYNC/GPIO_21       0         DISPC2_DE/GPIO_21       0         DISPC2_DE/GPIO_13       10	DISPC2_DATA16/GPIO_16	0			DATA16	
DISPC2_DATA19/GPIO_162 0 DISPC2_DATA20/GPIO_161 0 DISPC2_DATA21/GPIO_160 0 DISPC2_DATA22/GPIO_159 0 DISPC2_DATA23/GPIO_158 0 DISPC2_PCLK/GPIO_19 0 DISPC2_VSYNC/GPIO_20 0 DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 10	DISPC2_DATA17/GPIO_17	0			DATA17	
DISPC2_DATA20/GPIO_161 O DISPC2_DATA21/GPIO_160 O DISPC2_DATA22/GPIO_159 O DISPC2_DATA23/GPIO_158 O DISPC2_PCLK/GPIO_19 O DISPC2_VSYNC/GPIO_20 O DISPC2_HSYNC/GPIO_20 O DISPC2_HSYNC/GPIO_18 O DISPC2_DE/GPIO_21 O DPM_EMU2/GPIO_13 IO	DISPC2_DATA18/GPIO_163	0	<b>─</b> ⋜ →		DATA18	
DISPC2_DATA21/GPIO_160 0 DISPC2_DATA22/GPIO_159 0 DISPC2_DATA23/GPIO_158 0 DISPC2_PCLK/GPIO_19 0 DISPC2_VSYNC/GPIO_20 0 DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 I0	DISPC2_DATA19/GPIO_162	0			DATA19	
DISPC2_DATA22/GPIO_159 O DISPC2_DATA23/GPIO_158 O DISPC2_PCLK/GPIO_19 O DISPC2_VSYNC/GPIO_20 O DISPC2_HSYNC/GPIO_18 O DISPC2_DE/GPIO_21 O DPM_EMU2/GPIO_13 IO	DISPC2_DATA20/GPIO_161	0	<mark>\Ľ </mark>  •		DATA20	
DISPC2_DATA23/GPIO_158 O DISPC2_DCLK/GPIO_19 O DISPC2_VSYNC/GPIO_20 O DISPC2_HSYNC/GPIO_18 O DISPC2_DE/GPIO_21 O DPM_EMU2/GPIO_13 IO	DISPC2_DATA21/GPIO_160	0			DATA21	
DISPC2_PCLK/GPIO_19 0 DISPC2_VSYNC/GPIO_20 0 DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 I0	DISPC2_DATA22/GPIO_159	0		•	DATA22	
DISPC2_VSYNC/GPIO_20 0 DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 IO	DISPC2_DATA23/GPIO_158	0	<b> </b>  _•	•	DATA23	
DISPC2_VSYNC/GPIO_20 0 DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 I0 I DE I0 EMU2						
DISPC2_HSYNC/GPIO_18 0 DISPC2_DE/GPIO_21 0 DPM_EMU2/GPIO_13 IO	DISPC2_PCLK/GPIO_19	0			PCLK	
DISPC2_DE/GPIO_21 O DPM_EMU2/GPIO_13 IO	DISPC2_VSYNC/GPIO_20	0			VSYNC	
DPM_EMU2/GPIO_13 IO	DISPC2_HSYNC/GPIO_18	0			HSYNC	
	DISPC2_DE/GPIO_21	0	<b> </b> →		DE	
	DPM_EMU2/GPIO_13	Ю	←┥ ┝→	10	EMU2	
	12C2 SCI /GPIO 129	0			SCL	
I2C2_SCL/GPIO_128         O         I         SCL           I2C2_SDA/GPIO_129         IO         IO         SDA						







Pin#	Signal	I/O	Description
1	DC_5V	PWR	DC rail from the Main DC supply
2	DC_5V	PWR	DC rail from the Main DC supply
3	EXP_DSS_DAT1	Ι	LCD Pixel Data bit 1
4	EXP_DSS_DAT0	Ι	LCD Pixel Data bit 0
5	EXP_DSS_DAT3	Ι	LCD Pixel Data bit 3
6	EXP_DSS_DAT2	Ι	LCD Pixel Data bit 2
7	EXP_DSS_DAT5	Ι	LCD Pixel Data bit 5
8	EXP_DSS_DAT4	Ι	LCD Pixel Data bit 4
9	EXP_DSS_DAT12	Ι	LCD Pixel Data bit 12
10	EXP_DSS_DAT10	Ι	LCD Pixel Data bit 10
11	EXP_DSS_DAT23	Ι	LCD Pixel Data bit 23
12	EXP_DSS_DAT14	Ι	LCD Pixel Data bit 14
13	EXP_DSS_DAT19	Ι	LCD Pixel Data bit 19
14	EXP_DSS_DAT22	Ι	LCD Pixel Data bit 22
15	H_I2C2_SDA	I/O	I2C2 Serial Data
16	EXP_DSS_DAT11	Ι	LCD Pixel Data bit 11
17	EXP_DSS_VSYNC	Ι	LCD Vertical Sync Signal
18	H_DPM_EMU2	Ι	DPM_EMU2/GPIO_13
19	GND	PWR	Ground bus
20	GND	PWR	Ground bus

 Table 6: LCD Expansion Connector "A" Pin Definitions (J1)

Pin#	Signal	I/O	Description
1	VDD_VAUX2	PWR	Power rail (adjustable from 1.2V to 2.8V)
2	VIO_1V8	PWR	1.8V system I/O voltage
3	DVI_DATA20	Ι	LCD Pixel Data bit 20
4	DVI_DATA21	Ι	LCD Pixel Data bit 21
5	DVI_DATA17	Ι	LCD Pixel Data bit 17
6	DVI_DATA18	Ι	LCD Pixel Data bit 18
7	DVI_DATA15	Ι	LCD Pixel Data bit 15
8	DVI_DATA16	Ι	LCD Pixel Data bit 16
9	DVI_DATA7	Ι	LCD Pixel Data bit 7
10	DVI_DATA13	Ι	LCD Pixel Data bit 13
11	DVI_DATA8	Ι	LCD Pixel Data bit 8
12	NUSB_PWR	0	No connect
13	DVI_DATA9	Ι	LCD Pixel Data bit 9
14	I2C2_SCL	Ι	I2C2 Serial Clock





Pin#	Signal	I/O	Description
15	DVI_DATA6	Ι	LCD Pixel Data bit 6
16	DVI_CLK+	Ι	DVI Clock
17	DVI_DEN	Ι	Data Enable
18	DVI_HSYNC	Ι	Horizontal Sync
19	GND	PWR	Ground bus
20	GND	PWR	Ground bus

Table 7: LCD Expansion Connector "B" Pin Definitions (J4)




Figure 11 – Panda Display RMUX "A" Resistor Locations (Top Side of PCB)






Figure 12 – Panda Display RMUX "B" Resistor Locations (Bottom Side of PCB)

#### 2.13 Bluetooth/WLAN Interfaces

The PandaBoard provides a module (LS Research Inc. P/N LS240-WI-01-A20) that provides a Bluetooth interface and a 2.4 GHz 802.11b/g/n interface. This module may be found on sheet 14 of the schematics (reference designator U4). It uses Texas Instruments' WiLink<sup>TM</sup> 6.0 solution. Information for this module may be found at: <u>http://www.lsr.com/products/radio\_modules/802.11\_BGN\_BT/tiwi.shtml</u>.

See Figure 13 for a diagram of the PandaBoard connectivity to this module. The resistor (R61) that is shaded in Figure 13 and has an asterisk by its reference designator is not installed on the current PCB. See Table 8 on page 38 for a description of the GPIOs used to interface to the module and their function.

The OMAP4430 interfaces are connected to the LS Research WiLink<sup>TM</sup> module as follows:

- SDMMC5: WLAN SDIO interface
- UART2: Bluetooth Host Control Interface





- McBSP1: Audio Digital PCM Path
- McBSP2: not used
- I2C4: not used




Figure 13 – PandaBoard WLAN/Bluetooth Interface Block Diagram



GPIO	Dir.	Signal Name	Description
GPIO 43	0	WLAN EN	802.11b/g Enable
			1 = Enabled,  0 = Disabled
CDIO 46	0	DT EN	Bluetooth Enable
GPIO_46	0	BT_EN	1 = Enabled,  0 = Disabled
GPIO_48	0	FM_EN	Unused GPIO
GPIO_49	Ι	BT_WAKEUP	Bluetooth Wakeup
GPIO_52	Ι	FM_nIRQ	Unused GPIO
GPIO_53	Ι	WLAN_nIRQ	WLAN Interrupt Input

#### Table 8: WLAN/Bluetooth Module GPIO Definitions

#### 2.14 Audio Interfaces

See Figure 14 for a block diagram of the audio connectivity on the PandaBoard. In this block diagram, the signals with a red background in the box specifying their direction are analog I/Os while all others are 1.8V digital I/Os.

The OMAP4430 PandaBoard provides a stacked audio connector, which provides two 3.5mm audio jack connections. The upper jack on this stacked connector (J16A in Figure 14 below), is connected to the Headset Microphone Plus and Minus inputs of the TWL6040 Audio Companion IC. The lower jack on this stacked connector (J16B in Figure 14 below) is connected to the Headset Left and Right outputs of the TWL6040. The digital path for this audio back to the OMAP4430 processor is through the PDM interface For expansion purposes, the left and right Hands-Free speaker outputs of the TWL6040 are connected to the Expansion Connector J6 (see Paragraph 2.16 on page 42 for further details).

The PandaBoard also provisions a digital PCM path for Bluetooth audio from the LS Research module to OMAP4430 via McBSP1.






Figure 14 – Panda Audio Interface Block Diagram

### 2.15 USB Interfaces

The PandaBoard utilizes two USB interfaces. The first is a DP/DM interface from the internal transceiver within OMAP to the mini-AB connector J18. The second interface utilizes the 12-wire ULPI interface (USBB1) to an onboard USB phy, whose DP/DM I/Os are interfaced to a Hub IC which provides four downstream USB Host ports, and an Ethernet interface. Each of these interfaces will be discussed in more detail in the following paragraphs.

## 2.15.1 USBOTG Interface

The PandaBoard uses the USB OTG transceiver within the OMAP4430 that is connected to an industrystandard mini-AB connector (J18) as shown in Figure 15. The VBUS from the connector is connected to the TWL6030 companion Power IC, which can provide up to 100mA in host mode. The PandaBoard may only be used in host mode if a +5Vdc power supply is installed in power jack P2.







Figure 15 – Panda USBOTG Interface Block Diagram

#### 2.15.2 USBB1 Phy Interface

The PandaBoard uses the 12-wire OMAP4430 USBB1 ULPI interface connected to an SMSC USB3320C-EZK phy. This Phy converts the 12-wire ULPI interface to a DP/DM pair that is used as the upstream USB interface to the LAN9514 USB/Ethernet Hub IC. The Hub IC provides four downstream Host USB ports, and an Ethernet interface. Two of the USB Host Ports are available via the combo connector J9, while the other two ports are available via Expansion Connector J6. The Ethernet interface is available via a tab-up RJ-45 connector at J9. See Figure 16 for a block diagram of the PandaBoard USBB1 interface connectivity.

Note that the reference clock to the USB3320C is sourced from the FREF\_CLK3\_OUT output of OMAP4430, and this OMAP output must be programmed for a clock frequency of 19.2 MHz for proper operation








Figure 16 – Panda USBB1 Interface Block Diagram

See Table 9 for the definition of the GPIOs used to provide USB Host Port/Ethernet functions.

GPIO	Dir.	Signal Name	Description
GPIO_1	0	HUB_NPD/ HUB_LDO_EN	Enable to the Hub 3.3V LDO (a) U11 (note: this GPIO goes through a voltage translator to provide adequate $V_{ih}$ margin on the LDO enable input). 1 = Enable Hub LDO 0 = Power Down Hub LDO
GPIO_62	0	HUB_NRESET/ HUB_NRESET_3V3	USB/Ethernet Hub Reset 0 = Hub & Phy held in reset 1 = Normal operation.
GPIO_WK31	0	USBB1_PHY_REFCLK	This pin needs to be used as FREF_CLK3_OUT, and programmed to output 19.2 MHz

#### Table 9: USB Host Port/Ethernet GPIO Definitions





#### 2.16 Expansion Connectors (J3 & J6)

The PandaBoard provides locations for two 28-pin, 0.1" through-hole expansion connectors, J3 and J6, to support platform expansion (these connectors are not mounted on the current PandaBoard). The placement of these connectors on the Panda PCB is shown below. On both connectors, the top left pin is pin 1 and odd numbered pins are on the top row of the connector, and even numbered pins are on the bottom row. See Figure 17 for the placement and orientation of these two connectors on the PandaBoard. The distance between pin 1 of the two connectors is 300 mils or 7.62mm. Note that since these are through-hole connectors, boards can be designed to plug into the PandaBoard from either top or bottom, depending on user preference.

See Table 10 for the pinout of expansion connector "A" and Table 11 for the pinout of expansion connector "B". These tables show the primary function that is available on the connector pin, along with the alternate function that can be selected by changing the OMAP4430 pin multiplexing. Some of the OMAP I/Os have more than two possible functions, see Table 21 on page 57 for a complete list of the functions available.




Figure 17 – Expansion Connector PCB Placement/Orientation





J3 Pin #	OMAP Ball #	<b>Primary Function</b>	Secondary Function	Description of PandaBoard Usage
1		VIO_1V8		1.8V I/O Power
2		DC_5V		5Vdc Input Power
3	B16	GPMC_AD7	SDMMC2_DAT7	GPMC Address/Data Bit 7
4	AH23	MCSPI1_CS3	GPIO_140	SPI1 Chip Select 3 (also UART1_RTS)
5	A16	GPMC_AD6	SDMMC2_DAT6	GPMC Address/Data Bit 6
6	AH19	UART4_TX	GPIO_156	UART4 Transmit Data
7	D15	GPMC_AD5	SDMMC2_DAT5	GPMC Address/Data Bit 5
8	AG20	UART4_RX	GPIO_155	UART4 Receive Data
9	C15	GPMC AD4	SDMMC2 DAT4	GPMC Address/Data Bit 4
10	AF23	MCSPI1 CS1	GPIO 138	SPI1 Chip Select 1 (also UART1 RX)
11	D13	GPMC AD3	SDMMC2 DAT3	GPMC Address/Data Bit 3
12	AG22	MCSPI1_SIMO	GPIO_136	SPI1 Slave In Master Out
13	C13	GPMC_AD2	SDMMC2_DAT2	GPMC Address/Data Bit 2
14	AG23	MCSPI1_CS2	GPIO_139	SPI1 Chip Select 2 (also UART1_CTS)
15	D12	GPMC_AD1	SDMMC2_DAT1	GPMC Address/Data Bit 1
16	AE23	MCSPI1_CS0	GPIO_137	SPI1 Chip Select 0
17	C12	GPMC_AD0	SDMMC2_DAT0	GPMC Address/Data Bit 0
18	AE22	MCSPI1_SOMI	GPIO_135	SPI1 Slave Out Master In
19	B12	GPMC_NWE	SDMMC2_CMD	GPMC Write Enable
20	AF22	MCSPI1_CLK	GPIO_134	SPI1 Clock Out
21	B11	GPMC_NOE	SDMMC2_CLK	GPMC Output Enable
22	D19	GPMC_AD15	GPIO_39	GPMC Address/Data Bit 15
23	AH22	I2C4_SDA	GPIO_133	I2C4 Serial Data
24	AG21	I2C4_SCL	GPIO_132	I2C4 Serial Clock
25		REGEN1		TWL6030 REGEN1
26	E7	SYS_NRESPWRON		Power On Reset
27		DGND		Digital Ground
28		DGND		Digital Ground

 Table 10: Expansion Connector "A" Pin Definitions (J3)





J6 Pin #	OMAP Ball #	<b>Primary Function</b>	Secondary Function	Description of PandaBoard Usage
1		VBUS_3		VBUS out from USB Host Port #3
2		VBUS_4		VBUS out from USB Host Port #4
3		USBH3_DM		USB Host Port #3 Data Minus
4		USBH4_DM		USB Host Port #4 Data Minus
5		USBH3_DP		USB Host Port #3 Data Plus
6		USBH4_DP		USB Host Port #4 Data Plus
7		DGND		Digital Ground
8		DGND		Digital Ground
9	C19	GPMC AD14	GPIO 38	GPMC Address/Data Bit 14
10	D18	GPMC AD13	GPIO 37	GPMC Address/Data Bit 13
11	AF7	SYS_NRESWARM		Warm Reset
12		PB_POWER_ON		Power on input to TWL6030 (ref. to VBAT)
13		HFL_P		Hands Free Left Speaker Out (+)
14		HFR_P		Hands Free Right Speaker Out (+)
15		HFL_N		Hands Free Left Speaker Out (-)
16		HFR_N		Hands Free Right Speaker Out (-)
17	C18	GPMC_AD12	GPIO_36	GPMC Address/Data Bit 13
18	C16	GPMC_AD8	GPIO_32	GPMC Address/Data Bit 8
19	B26	GPMC_WAIT0	GPIO_61	GPMC Wait input 0
20	D16	GPMC_AD9	GPIO_33	GPMC Address/Data Bit 9
21	C25	GPMC_NWP	GPIO_54	GPMC Write Protect
22	C17	GPMC_AD10	GPIO_34	GPMC Address/Data Bit 10
23	B22	GPMC_CLK	GPIO_55	GPMC Clock Out
24	D17	GPMC_AD11	GPIO_35	GPMC Address/Data Bit 11
25	B25	GPMC_NCS0	GPIO_50	GPMC Chip Select 0
26	D25	GPMC_NADV_ALE	GPIO_56	GPMC Address Valid/Address Latch Enable
27	C21	GPMC_NCS1	GPIO_51	GPMC Chip Select 1
28	C23	GPMC_NBE0_CLE	GPIO_59	GPMC Byte Enable 0/Command Latch Enable

 Table 11: Expansion Connector "B" Pin Definitions (J6)

#### 2.17 Camera Expansion Connector (J17)

The PandaBoard does not provide an onboard camera sensor, but does provision for a 30-pin camera connector. This camera connector receives the five CSI-2 lanes of the OMAP4430 CSI21 camera interface as well as GPIOs for use on a plug-in camera module.

See Table 12 below for the pinout of the camera expansion connector.

NOTE: the GPIOs listed below don't have specific functions defined yet, as there has been no camera module designed. These GPIOs will be user-definable per the camera module implementation.





J17 Pin #	OMAP Ball #	Signal Name	Signal Description
1		DGND	Signal Ground
2		DGND	Signal Ground
3	R26	CSI21 DX0	CSI Signal Lane 0 Data X
4	V26	CSI21_DX3	CSI Signal Lane 3 Data X
5	R25	CSI21_DY0	CSI Signal Lane 0 Data Y
6	V25	CSI21_DY3	CSI Signal Lane 3 Data Y
7		DGND	Signal Ground
8		DGND	Signal Ground
9	T26	CSI21 DX1	CSI Signal Lane 1 Data X
10	W26	CSI21 DX4	CSI Signal Lane 4 Data X
11	T25	CSI21 DY1	CSI Signal Lane 1 Data Y
12	W25	CSI21 DY4	CSI Signal Lane 4 Data Y
13		DGND	Signal Ground
14		DGND	Signal Ground
15	U26	CSI21_DX2	CSI Signal Lane 2 Data X
16	B17	H_GPIO_40	OMAP GPIO_40
17	U25	CSI21_DY2	CSI Signal Lane 2 Data Y
18	B20	H_GPIO_45	OMAP GPIO_45
19		DGND	Signal Ground
20	V27	H_CAM_GLB_RESET	Camera Global Reset or GPIO_83
21	W27	H_I2C3_SCL	I2C3 Serial Clock
22	T27	H_CAM_SHUTTER	Camera Shutter or GPIO_81
23	Y27	H_I2C3_SDA	I2C3 Serial Data
24	U27	H_CAM_STROBE	Camera Strobe or GPIO_82
25	B21	H_GPIO_47	OMAP GPIO_47
26	B19	H_GPIO_44	OMAP GPIO_44
27	AA28	H_FREF_CLK1_OUT	OMAP Camera Clock In
28	B18	H_GPIO_42	OMAP GPIO_42
29		VBAT	Battery Voltage In
30		VDD_VAUX3	TWL6030 VAUX3 LDO (adjustable from 1.0V to 3.0V)

 Table 12: Camera Expansion Connector Pin Definitions (J17)

#### 2.18 Composite Video (J12)

The PandaBoard provides the possibility of user access to the composite video output of OMAP. It is connected to two-pin header at J12, however, this connector is not installed on the current PCBs. See Figure 18 for a diagram of the composite video connectivity, and see Figure 19 for the orientation of the signals on the two pin header at J12.






Figure 18 – Composite Video Connectivity




Figure 19 – Composite Video Connector J12 PCB Orientation





#### 2.19 JTAG Connector (J8)

The PandaBoard provides a 14-pin 0.1" (2.54mm) pitch through-hole connector at J8 as shown in Figure 20 below. In the figure below, pin 1 is the lower left pin and pin 2 is directly above it. Odd number pins are on the bottom side of the connector, and even numbered pins are along the top. Pin 6 is removed to comply with the keying on the JTAG pods.




Figure 20 – 14-pin JTAG Connector (J8)

See Table 13 for a description of the pins their connectivity to OMAP4430, and their function on this connector.



J8 Pin #	OMAP Ball #	Signal Name	Signal Description
1	AH1	H_JTAG_TMS	JTAG Test Mode Select
2	AH2	H_JTAG_NTRST	JTAG Test Reset (Active low)
3	AE1	H_JTAG_TDI	JTAG Test Data In
4,8,10,12		DGND	Signal Ground
5		VIO_1V8	1.8V JTAG Power
6			N/A
7	AE2	H_JTAG_TDO	JTAG Test Data Out
9	AE3	H_JTAG_RTCK	JTAG Return Clock Out
11	AG1	H_JTAG_TCK	JTAG Clock In
13	M2	H_DPM_EMU0	Emulator I/O 0
14	N2	H_DPM_EMU1	Emulator I/O 1

#### Table 13: JTAG Connector Pinout (J8)

#### 2.20 LED Indicators


The PandaBoard provides three LED indicators. See Figure 21 for the location of these three LEDs on the Panda PCB.


LED D1 is a green LED that is controlled via OMAP4430 GPIO\_WK7 (ball AC2). Writing this GPIO high will turn on the LED, while writing it low will turn off the LED.

LED D2 is a green LED that is controlled via OMAP4430 GPIO\_WK8 (ball AC3). Writing this GPIO high will turn on the LED, while writing it low will turn off the LED.

LED D3 is a red LED that is controlled automatically via onboard circuitry. This LED being illuminated indicates an overvoltage condition on the input DC supply (i.e. a supply of greater than 5V has been plugged into P3). The supervisor IC at U20 on sheet 2 of the schematics monitors the voltage from the DC input jack (through a voltage divider to set the appropriate threshold). If a DC supply of more than 5V is plugged into the PandaBoard, the U20 output reset will be negated, which will turn on the red LED at D3 and disable load switches U15 and U17 on sheet 2 of the schematic, thus removing 5V power to the remainder of the PandaBoard circuitry. This is intended to prevent damage to onboard circuitry.







#### 2.21 **User Interface Features**

Described below are the user features that are incorporated in the OMAP4430 PandaBoard.



Revision 0.6

DOC-21010



#### 2.21.1 S1 – Push Button Switch

S1 is a momentary push-button switch that may be depressed to initiate a power-on reset of the PandaBoard. The normal power-on output from the TWL6030 is driven through an open-collector driver, and the output of this switch is tied to the output of the output of the open-collector gate.

#### 2.21.2 S2 - Push Button Switch

S2 is a momentary push-button switch that whose output is tied to GPIO\_121 on the PandaBoard. Depressing this switch will momentarily ground GPIO\_121. For proper operation of this switch, the internal pull on this signal must be enabled, and it must be set to a pull-up NOT a pull-down.

#### 2.22 I<sup>2</sup>C Device Mapping

The OMAP4430 PandaBoard contains four different I<sup>2</sup>C busses that are provided by the OMAP4430 (I<sup>2</sup>C1, I<sup>2</sup>C2, I<sup>2</sup>C3, and I<sup>2</sup>C4). The paragraphs below detail the seven bit I<sup>2</sup>C addresses for each device on the different I<sup>2</sup>C busses. The write and read addresses are derived by adding a '0' or '1' respectively, to the LSB of the address given below.

#### 2.22.1 OMAP I<sup>2</sup>C1

Device	Function	I2C Address
TWL6030	Phoenix Power IC	0x48, 0x49, 0x4A
TWL6040	Phoenix Audio IC	0x4B

#### Table 14: OMAP I<sup>2</sup>C1 Device Addresses

#### 2.22.2 OMAP I<sup>2</sup>C2

Device	Function	I2C Address
Display Expansion Connector	External LCD Control (e.g. touchscreen)	TBD

 Table 15: OMAP I<sup>2</sup>C2 Device Addresses





## 2.22.3 OMAP I<sup>2</sup>C3

Device	Function	I2C Address
DVI-D connector (P1)	Control of television set connected via P1	TBD
Camera Expansion connector (J17)	Camera Module Control	TBD

## Table 16: OMAP I<sup>2</sup>C3 Device Addresses

#### 2.22.4 OMAP I<sup>2</sup>C4

Device	Function	I2C Address
WL1271 (on module @ U4)	LS Research Module Device Control	???
Expansion Connectors (J6)	Future expansion	TBD

 Table 17: OMAP I<sup>2</sup>C4 Device Addresses





# **3** PandaBoard S/W Interface

This chapter provides details of interest regarding the SW interface of the PandaBoard implementation.

#### 3.1 Readable Board Revision

The Panda Board provides a three-bit board revision that may be read by Software to determine what board is being used. These board ID bits are provided by GPIO\_171 (BOARD\_ID2), GPIO\_101 (BOARD\_ID1), and GPIO\_182 (BOARD\_ID0). Values are as shown in Table 18 below.

BOARD_ID2	BOARD_ID1	BOARD_ID0	Board Type Definition
0	0	0	750-2151-001 (ES1.0 or ES2.0, 6-layer board -
			Obsolete)
0	0	1	750-2152-001 (ES2.0, 8-layer board)-Early Adopter
			Board/PandaBoard Rev. EA1
0	1	1	750-2152-010 (ES2.1, 8-layer board)-Production
			board/PandaBoard Rev. A1
0	1	0	Reserved for future use
1	Х	Х	Reserved for future use

#### **Table 18: Board ID Read Values**

PandaBoards that will be used for the early adopter program will have the following model number: Model #: PandaBoard Rev EA1

Production versions of PandaBoards will contain the below model number: Model #: PandaBoard Rev A1

Model #s are printed on a label on the back of the board.

#### 3.2 PandaBoard Pin Multiplexing

#### 3.2.1 Panda Base Platform Pin Multiplexing

See Table 19 for a listing of the OMAP pin multiplexing required for the OMAP4430 processor on the PandaBoard. This table only includes the GPIOs that are connected and required for operation of the asshipped configuration of the PandaBoard. Unused pins are not included here as well as any GPIOs that go to the onboard connectors. GPIOs that are connected to the Camera Expansion connector at J17 are listed in Table 20 on page 56, while the signals connected to the Generic Expansion connectors at J3 and J6 may be found in Table 21 on page 57.





GPIO	OMAP Ball #	Mux Mode	Signal Name	Description of PandaBoard Usage
0	J27	3	H_GPIO_0	DVI-D Transmitter (TFP410) Power Down
1	H27	3	HUB_NPD	Ethernet/USB Hub LDO Power Enable
11	M2	0	DPM_EMU0	JTAG Emulator 0 I/O
12	N2	0	DPM_EMU1	JTAG Emulator 1 I/O
14	V1	5	DISPC2_DATA10	Parallel Display Data Bit 10
15	V2	5	DISPC2_DATA9	Parallel Display Data Bit 9
16	W1	5	DISPC2_DATA16	Parallel Display Data Bit 16
17	W2	5	DISPC2_DATA17	Parallel Display Data Bit 17
18	W3	5	DISPC2 HSYNC	Parallel Display Horizontal Sync
19	W4	5	DISPC2 PCLK	Parallel Display Pixel Clock
20	Y2	5	DISPC2 VSYNC	Parallel Display Vertical Sync
21	Y3	5	DISPC2 DE	Parallel Display Data Enable
22	Y4	5	DISPC2 DATA8	Parallel Display Data Bit 8
23	AA1	5	DISPC2 DATA7	Parallel Display Data Bit 7
24	AA2	5	DISPC2 DATA6	Parallel Display Data Bit 6
25	AA3	5	DISPC2 DATA5	Parallel Display Data Bit 5
26	AA4	5	DISPC2 DATA4	Parallel Display Data Bit 4
27	AB2	5	DISPC2 DATA3	Parallel Display Data Bit 3
28	AB3	5	DISPC2 DATA2	Parallel Display Data Bit 2
41	A18	3	GPIO 41	HDMI Transceiver Level Shifter Output Enable
43	A19	3	GPIO 43	Wireless LAN Enable
46	A21	3	GPIO 46	Bluetooth Enable
49	D20	3	GPIO 49	Bluetooth Wakeup
53	C22	3	GPIO 53	WLAN Interrupt În
60	D22	3	GPIO 60	HDMI DC/DC-Hot Plug Enable
62	B23	3	GPIO 62	Ethernet/USB Hub Reset
63	B9	0	HDMI HPD	HDMI Hot Plug Detect
64	B10	0	HDMI CEC	HDMI Consumer Electronic Control
65	A8	0	HDMI DDC SCL	Display Data Channel Serial Clock
66	B8	0	HDMI DDC SDA	Display Data Channel Serial Data
84	AE18	4	ULPIPHY CLK	USBB1 ULPI Clock (Hub)
85	AG19	4	ULPIPHY STP	USBB1 ULPI Stop (Hub)
86	AF19	4	ULPIPHY DIR	USBB1 ULPI Direction (Hub)
87	AE19	4	ULPIPHY NXT	USBB1 ULPI Next (Hub)
88	AF18	4	ULPIPHY DAT0	USBB1 ULPI Data Bit 0 (Hub)
89	AG18	4	ULPIPHY DAT1	USBB1 ULPI Data Bit 1 (Hub)
90	AE17	4	ULPIPHY DAT2	USBB1 ULPI Data Bit 2 (Hub)
91	AF17	4	ULPIPHY DAT3	USBB1 ULPI Data Bit 3 (Hub)
92	AH17	4	ULPIPHY DAT4	USBB1 ULPI Data Bit 4 (Hub)





GPIO	OMAP Ball #	Mux Mode	Signal Name	Description of PandaBoard Usage
93	AE16	4	ULPIPHY_DAT5	USBB1 ULPI Data Bit 5 (Hub)
94	AF16	4	ULPIPHY_DAT6	USBB1 ULPI Data Bit 6 (Hub)
95	AG16	4	ULPIPHY_DAT7	USBB1 ULPI Data Bit 7 (Hub)
100	D2	0	SDMMC1_CLK	SDMMC Card Cage Clock (1.8v/3.0V)
101	E3	0	SDMMC1_CMD	SDMMC Card Cage Command (1.8v/3.0V)
101	A24	3	GPIO_101	Board ID Input Bit 1
102	E4	0	SDMMC1_DAT0	SDMMC Card Cage Data Bit 0 (1.8v/3.0V)
103	E2	0	SDMMC1_DAT1	SDMMC Card Cage Data Bit 1 (1.8v/3.0V)
104	E1	0	SDMMC1_DAT2	SDMMC Card Cage Data Bit 2 (1.8v/3.0V)
105	F4	0	SDMMC1_DAT3	SDMMC Card Cage Data Bit 3 (1.8v/3.0V)
106	F3	0	SDMMC1_DAT4	SDMMC Card Cage Data Bit 4 (1.8v/3.0V)
107	F1	0	SDMMC1_DAT5	SDMMC Card Cage Data Bit 5 (1.8v/3.0V)
108	G4	0	SDMMC1 DAT6	SDMMC Card Cage Data Bit 6 (1.8v/3.0V)
109	G3	0	SDMMC1 DAT7	SDMMC Card Cage Data Bit 7 (1.8v/3.0V)
114	AC26	0	MCBSP1 CLKX	BT Audio I2S Clock
115	AC25	0	MCBSP1 DR	BT Audio I2S Data Out
116	AB25	0	MCBSP1 DX	BT Audio I2S Data In
117	AC27	0	MCBSP1 FSX	BT Audio I2S Frame Sync
118	AH26	0	ABE CLKS	Clock input from TWL6030 Audio Companion IC
121	AG24	3	GPIO 121	Input from push-button switch S2
122	AH24	3	GPIO 122	DVI-D Monitor Sense Input
123	AB26	0	UART2 CTS	Bluetooth Host Control Interface Request to Send
124	AB27	0	UART2 RTS	Bluetooth Host Control Interface Clear to Send
125	AA25	0	UART2 RX	Bluetooth Host Control Interface Transmit Data
126	AA26	0	UART2 TX	Bluetooth Host Control Interface Receive Data
127	AA27	3	GPIO 127	TWL6040 Audio Power On
128	C26	0	I2C2 SCL	I2C2 Serial Clock
129	D26	0	I2C2 SDA	I2C2 Serial Data
130	W27	0	I2C3 SCL	I2C3 Serial Clock
131	Y27	0	I2C3 SDA	I2C3 Serial Data
132	AG21	0	I2C4 SCL	I2C4 Serial Clock
133	AH22	0	I2C4 SDA	I2C4 Serial Data
141	F27	0	UART3 CTS	Debug Terminal RS-232 Clear to Send
142	F28	0	UART3 RTS	Debug Terminal RS-232 Request to Send
143	G27	0	UART3 RX	Debug Terminal RS-232 Receive Data
144	G28	0	UART3 TX	Debug Terminal RS-232 Transmit Data
145	AE5	0	SDMMC5 CLK	WLAN SDIO Clock Line
146	AF5	0	SDMMC5 CMD	WLAN SDIO Command Line
147	AE4	0	SDMMC5_DAT0	WLAN SDIO Data Bit 0





GPIO	OMAP Ball #	Mux Mode	Signal Name	Description of PandaBoard Usage
148	AF4	0	SDMMC5_DAT1	WLAN SDIO Data Bit 1
149	AG3	0	SDMMC5_DAT2	WLAN SDIO Data Bit 2
150	AF3	0	SDMMC5_DAT3	WLAN SDIO Data Bit 3
158	AF12	5	DISPC_DATA23	Parallel Display Data Bit 23
159	AE12	5	DISPC_DATA22	Parallel Display Data Bit 22
160	AG13	5	DISPC_DATA21	Parallel Display Data Bit 21
161	AE11	5	DISPC_DATA20	Parallel Display Data Bit 20
162	AF11	5	DISPC_DATA19	Parallel Display Data Bit 19
163	AG11	5	DISPC_DATA18	Parallel Display Data Bit 18
164	AH11	5	DISPC DATA15	Parallel Display Data Bit 15
165	AE10	5	DISPC DATA14	Parallel Display Data Bit 14
166	AF10	5	DISPC DATA13	Parallel Display Data Bit 13
167	AG10	5	DISPC DATA12	Parallel Display Data Bit 12
168	AE9	5	DISPC DATA11	Parallel Display Data Bit 11
171	G26	3	GPIO 171	Board ID Bit 2
179	B5	0	USBA0 OTG DP	Internal USB Transceiver Data Plus
180	B4	0	USBA0 OTG DM	Internal USB Transceiver Data Minus
181	AA28	0	FREF_CLK1_OUT	Camera Expansion Connector
182	Y28	0	GPIO_182	Board ID Bit 0
183	AF6	0	SYS_NIRQ2	System Interrupt from TWL6040 Audio IC
184	F26	0	SYS_BOOT0	SYSBOOT Input 0
185	E27	0	SYS_BOOT1	SYSBOOT Input 1
186	E26	0	SYS_BOOT2	SYSBOOT Input 2
187	E25	0	SYS_BOOT3	SYSBOOT Input 3
188	D28	0	SYS_BOOT4	SYSBOOT Input 4
189	D27	0	SYS BOOT5	SYSBOOT Input 5
190	AB4	5	DISPC2_DATA1	Parallel Display Data Bit 1
191	AC4	5	DISPC2_DATA0	Parallel Display Data Bit 0
WK5	AG8	0	FREF_SLICER_IN	38.4MHz Clock Input
WK6	AD2	2	GPIO_WK6	MSECURE output to TWL6030 (RTC related)
WK7	AC2	3	GPIO_WK7	LED D1 On/Off Control
WK8	AC3	3	GPIO_WK8	LED D2 On/Off Control
WK9	AF8	0	SYS_BOOT6	SYSBOOT Input 6
WK10	AE8	0	SYS_BOOT7	SYSBOOT Input 7
WK31	AD4	0	FREF_CLK3_OUT	USBB1 Phy Reference Clock (19.2 MHz)

Table 19: PandaBoard OMAP4430 Pin Multiplexing





#### 3.2.2 Camera Expansion Connector Pin Multiplexing

See Table 20 for a description of the pin multiplexing possibilities for the camera expansion board signals.

GPIO	OMAP Ball #	Mux Mode	Signal Name	Description of PandaBoard Usage	
40	B17	3	GPIO_40	Camera Expansion Connector (pin 16)	
42	B18	3	GPIO_42	Camera Expansion Connector (pin 28)	
44	B19	3	GPIO_44	Camera Expansion Connector (pin 26)	
45	B20	3	GPIO_45	Camera Expansion Connector (pin 18)	
47	B21	3	GPIO_47	Camera Expansion Connector (pin 25)	
67	R26	0	CSI21_DX0	Camera Expansion Connector (pin 3)	
68	R25	0	CSI21_DY0	Camera Expansion Connector (pin 5)	
69	T26	0	CSI21_DX1	Camera Expansion Connector (pin 9)	
70	T25	0	CSI21_DY1	Camera Expansion Connector (pin 11)	
71	U26	0	CSI21_DX2	Camera Expansion Connector (pin 15)	
72	U25	0	CSI21_DY2	Camera Expansion Connector (pin 17)	
73	V26	0	CSI21_DX3	Camera Expansion Connector (pin 4)	
74	V25	0	CSI21_DY3	Camera Expansion Connector (pin 6)	
75	W26	0	CSI21_DX4	Camera Expansion Connector (pin 10)	
76	W25	0	CSI21_DY4	Camera Expansion Connector (pin 12)	
81	T27	0/3	CAM_SHUTTER	Camera shutter or GPIO_81 (pin 22)	
82	U27	0/3	CAM_STROBE	Camera strobe or GPIO_82 (pin 24)	
83	V27	0	CAM_GLOBALRESET	Camera Expansion Connector (pin 20)	
130	W27	0	I2C3_SCL	I2C3 Serial Clock (pin 21)	
131	Y27	0	I2C3_SDA	I2C3 Serial Data (pin 23)	
181	AA28	0	FREF_CLK1_OUT	Camera Expansion Connector (pin 27)	

#### Table 20: Camera Expansion Connector (J17) Pin Multiplexing Options

#### 3.2.3 Expansion Connector (J3 & J6) Pin Multiplexing

See Table 21 below for a listing of the IOs connected to the expansion connectors at J3 and J6. GPIOs with multiple mux modes listed have multiple functions that can be supported, depending on the requirements of the particular expansion board being utilized.





GPIO	OMAP Ball #	Mux Mode	Function1	Function2	Function3	Function4
32	C16	0/1/3/5	GPMC_AD8	KPD_ROW0	GPIO_32	SDMMC1_DAT0
33	D16	0/1/3/5	GPMC_AD9	KPD_ROW1	GPIO_33	SDMMC1_DAT1
34	C17	0/1/3/5	GPMC_AD10	KPD_ROW2	GPIO_34	SDMMC1_DAT2
35	D17	0/1/3/5	GPMC_AD11	KPD_ROW3	GPIO_35	SDMMC1_DAT3
36	C18	0/1/3/5	GPMC_AD12	KPD_COL0	GPIO_36	SDMMC1_DAT4
37	D18	0/1/3/5	GPMC_AD13	KPD_COL1	GPIO_37	SDMMC1_DAT5
38	C19	0/1/3/5	GPMC_AD14	KPD_COL2	GPIO_38	SDMMC1_DAT6
39	D19	0/1/3/5	GPMC_AD15	KPD_COL3	GPIO_39	SDMMC1_DAT7
50	B25	0/3	GPMC_NCS0	GPIO_50		
51	C21	0/3	GPMC_NCS1	GPIO_51		
54	C25	0/3/4	GPMC_NWP	GPIO_54	SYS_NDMAREQ1	
55	B22	0/3/4/5	GPMC_CLK	GPIO_55	SYS_NDMAREQ2	SDMMC1_CMD
56	D25	0/3/4/5	GPMC_NADV_ALE	GPIO_56	SYS_NDMAREQ3	SDMMC1_CLK
59	C23	0/3	GPMC_NBE0_CLE	GPIO_59		
61	B26	0/3	GPMC_WAIT0	GPIO_61		
132	AG21	0/3	I2C4_SCL	GPIO_132		
133	AH22	0/3	I2C4_SDA	GPIO_133		
134	AF22	0/3	MCSPI1_CLK	GPIO_134		
135	AE22	0/3	MCSPI1_SOMI	GPIO_135		
136	AG22	0/3	MCSPI1_SIMO	GPIO_136		
137	AE23	0/3	MCSPI1_CS0	GPIO_137		
138	AF23	0/3	MCSPI1_CS1	GPIO_138		
139	AG23	0/2/3	MCSPI1_CS2	SLIMBUS2_CLOCK	GPIO_139	
140	AH23	0/2/3	MCSPI1_CS3	SLIMBUS2_DATA	GPIO_140	
155	AG20	0/2/3	UART4_RX	KPD_ROW8	GPIO_155	
156	AH19	0/2/3	UART4_TX	KPD_COL8	GPIO_156	
None	C12	0/1	GPMC_AD0	SDMMC2_DAT0		
None	D12	0/1	GPMC_AD1	SDMMC2_DAT1		
None	C13	0/1	GPMC_AD2	SDMMC2_DAT2		
None	D13	0/1	GPMC_AD3	SDMMC2_DAT3		
None	C15	0/1	GPMC_AD4	SDMMC2_DAT4		
None	D15	0/1	GPMC_AD5	SDMMC2_DAT5		
None	A16	0/1	GPMC AD6	SDMMC2_DAT6		
None	B16	0/1	GPMC_AD7	SDMMC2_DAT0		
None	B11	0/1	GPMC_NOE	SDMMC2_CLK		
None	B12	0/1	GPMC_NWE	SDMMC2_CMD		

#### Table 21: Expansion Connector (J3 & J6) Pin Multiplexing Options



#### 3.3 OMAP4430 PandaBoard Key Components

See Table 22 for a listing of the manufacturers and manufacturer part numbers for some of the key components used on the OMAP4430 PandaBoard.

Device / Interface	Under NDA?	Manufacture P/N
Application Processor		
Processor	Yes	TI OMAP4430 ES2.1
Memories/Storage		
DDR	Yes	Elpida 8Gb (POP, S4B) EDB8064B1PB-8D-F
Removable card support	No	KingConn 6-in-One SD/MMC (8 bit Cardcage) SDMM-B0-0016
Removable card ESD protection	No	Texas Instruments TPD6E001RSER
Power		
Power Management (U12)	Yes	Texas Instruments TWL6030
DC Input Connector (P3)	No	CUI, Inc. PJ-002A
USB Power Switch/LDO (U22)	No	Texas Instruments TPS2141IPWP
Input Power LDO (U23)	No	Texas Instruments TL1963ADCQR
Input Voltage Supervisor (U20)	No	Texas Instruments TPS3803G15DCKR
USB/Ethernet Hub Power (U11)	No	Texas Instruments TPS73633DBVR
Clocking		
38.4 MHz oscillator	No	TXC 7X-38.400MBB-T
Video/Display		
HDMI Transceiver + ESD protection	No	Texas Instruments TPD12S015YFFR
HDMI Connector & DVI-D Connector	No	FCI Connectors 10029449-001RLF



DVI-D Transmitter	No	Texas Instruments TFP410PAP
Audio		
Audio Management	Yes	TI TWL6040
Dual Stacked Audio Jack	No	Kycon STX-4235-3/3-N
MCS		
Wilink <sup>TM</sup> 6 Module	No	LS Research, Inc. LS240-WI-01-A20 or 450-0009 (new P/N)
USB/Ethernet		
Ethernet + 2x USB Host Port Connector	No	Tyco (6620004-1) Belfuse (08C2-1X1T-03)
ULPI USB Phy	No	SMSC USB3320C-EZK
USB/Ethernet Hub Controller	No	SMSC LAN9514-JZX
USB OTG ESD Protection	No	Texas Instruments TPD3E001
Camera Expansion		
30-pin Camera Expansion Connector	No	Samtec TFM-115-32-S-D-A

#### Table 22: OMAP4430 PandaBoard Key H/W Components

#### 3.4 OMAP4430 PandaBoard Key Component Datasheet URLs

Shown below for convenience are links to datasheets for key PandaBoard components.

#### **3.4.1** Connector Datasheets

- Combo Ethernet/2x USB Host Port Connector (J9)
  - <u>http://www.tycoelectronics.com/catalog/products/en?q=6620004-1</u>
- Power Input Connector (P3)





- <u>http://products.cui.com/adtemplate.asp?brand=electronic-</u> <u>components&invky=7106&catky=619701&subcatky1=447353&subcatky2=632366&sub</u> <u>catky3=405514</u>
- Dual Audio Jack (J16)
  - <u>http://domino2.kycon.com/catalog\_PDF/STX4235.pdf</u>
- DVI-D & HDMI Connectors (P1 & P2)
  - <u>http://portal.fciconnect.com/portal/page/portal/FcicntPublic/Product\_Type?appname=cat</u> Landing
- Camera Expansion Connector (J17)

   <u>http://www.samtec.com/documents/webfiles/pdf/TFM\_SM.PDF</u>

### 3.4.2 Key Electronic Component Datasheets

- DVI Transmitter (U2) o <u>http://focus.ti.com/docs/prod/folders/print/tfp410.html</u>
- HDMI Companion Chip ESD, Level Translator, Charge Pump (U6)
   <u>http://focus.ti.com/docs/prod/folders/print/tpd12s015.html</u>
- USB Power Switch w/ Integrated LDO (U22)
  - o <u>http://focus.ti.com/docs/prod/folders/print/tps2141.html</u>
- Single Output LDO, 1.5A (U23)

   <u>http://focus.ti.com/docs/prod/folders/print/tl1963a.html</u>
- Single Output LDO, 400mA (U11)

   <u>http://focus.ti.com/docs/prod/folders/print/tps73633.html</u>
- Single Voltage Detector, (U20)

   <u>http://focus.ti.com/docs/prod/folders/print/tps3803g15.html</u>
- USB ULPI Phy (U8) • <u>http://www.smsc.com/index.php?tid=143&pid=211</u>
- USB/Ethernet Hub Controller (U9)

   <u>http://www.smsc.com/index.php?tid=300&pid=135&cid=&tab=5</u>
- Wilink<sup>TM</sup>6 Module (U4) <u>http://www.lsr.com/products/radio\_modules/802.11\_BGN\_BT/tiwi.shtml</u>





# **4** Test/Debug Information


This chapter contains information to allow easier debug access to signals on the OMAP4430 PandaBoard.

#### 4.1 PandaBoard Clock Signal Access

The following sections show where various clock signals on the PandaBoard may be accessed.

#### 4.1.1 H\_FREF\_ALTCLK\_IN\_OMAP Probe Point

This signal is the input clock to OMAP and the TWL6040 Audio Companion IC from the onboard 38.4 MHz oscillator. It may be probed at TP10 in the area above OMAP as shown in Figure 22 below.







#### Figure 22 – 38.4 MHz Input Clock Probe Point (h\_FREF\_ALTCLK\_IN\_OMAP)

#### 4.1.2 USBB1\_PHY\_REFCLK Probe Point

The 19.2 MHz reference input clock to the USBB1 Phy device may be probed at R44-1 or U5-4 as shown below in red. These parts are located directly below the 14-pin JTAG connector J8.




Figure 23 – USB Phy Ref Clock In Probe Point (USBB1\_PHY\_REFCLK)

#### 4.1.3 CLK32K\_AUD Probe Point

The 32.768KHz input clock to the TWL6040 Audio Companion IC may be probed at TP14 as shown in Figure 24. This testpoint may be located between the TWL6040 device at U19 and the TWL6030 Power Companion device at U12.








Figure 24 – 32KHz Audio Clock Probe Point (CLK32K\_AUD)

#### 4.2 PandaBoard Power Rail Signal Access

#### 4.2.1 TWL6030 SMPS Output Probe Points

The outputs of the seven Phoenix SMPS output supplies may be probed around the TWL6030 IC at U12 as shown in Figure 25 below.






Figure 25 – TWL6030 SMPS Output Probe Points

### 4.2.2 VCXIO LDO Output Probe Point

The outputs of the TWL6030 VCXIO LDO may be probed at SMPS output supplies may be probed around the bottom of the OMAP4430 and near the oscillator Y3 as shown in Figure 26 below. The possible probe points are at C142-2, R144-1, C126-2, C144-2, or C123-2 as shown highlighted in red from left to right in Figure 26.







Figure 26 – TWL6030 VCXIO LDO Output Probe Points

### 4.3 PandaBoard Interface Signal Access

### 4.3.1 TWL6040 PDM Interface Probe Points

The PDM interface which is the digital audio interface between the OMAP4430 and the TWL6040 Audio Companion IC, may be probed at testpoints above the TWL6040 IC at U19 as shown in Figure 27 below.









#### 4.4 PandaBoard Bill of Materials

The Bill of Material for the PandaBoard is provided at the following location:

http://pandaboard.org/content/resources/references

These design materials are **\*NOT SUPPORTED**\* and **DO NOT** constitute a reference design. Only "community" support is allowed via resources at <u>http://pandaboard.org/content/community/home</u>. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

We mean it; these design materials may be totally unsuitable for any purposes.

#### 4.5 PandaBoard PCB Design Information

The PCB Design information (including the Cadence Allegro 16.2 Board file (.brd file) and PCB Gerber design files) are provided at the following location:

http://pandaboard.org/content/resources/references

These design materials are **\*NOT SUPPORTED**\* and **DO NOT** constitute a reference design. Only "community" support is allowed via resources at <u>http://pandaboard.org/content/community/home</u>. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

We mean it; these design materials may be totally unsuitable for any purposes.





#### 4.6 PandaBoard Schematic

The following pages contain the PDF schematics for the production (A1) PandaBoard. The schematics are included in this document for convenience, and this manual will be periodically updated, but for the latest information be sure and check on the PandaBoard.org website. OrCAD 16.2 source files are provided for the PandaBoard at the following URL:

http://pandaboard.org/content/resources/references

*CAUTION: The PandaBoard may reach elevated temperatures. Avoid handling the PandaBoard while power is applied.* 

These design materials are **\*NOT SUPPORTED**\* and **DO NOT** constitute a reference design. Only "community" support is allowed via resources at <u>http://pandaboard.org/content/community/home</u>. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

We mean it; these design materials may be totally unsuitable for any purposes.





Rev	Date	Notes
¢ @	10/11/2010	created noir / 30-21-22-001, drianged input power seriang and encourty power crianges to Ormer ECN-13172 - Channed U13. DNI R148, install hoard ID resistor B109 DNI Mic bias resistors, and channe TM for R165
υ	10/28/2010	ECN-13183 - Changed resistor stuffing on JTAG connector
•	11/8/2010	ECN-13192 - Changed U14 IC to Schmitt-rigger device
P P P P P P P P P P P P P P P P P P P	Pg# - Schematic Page Name Pg# - Schematic Page Name I - Title Page 2 - Input Power 3 - Phoenix Power Compor 5 - OMAP4430 Symbol A 6 - OMAP4430 Symbol A 6 - OMAP4430 Symbol C 7 - OMAP4430 Symbol C 8 - OMAP4430 Symbol C 11 - Debug Ethernet 12 - Audio Jack/RS-232 Cor 13 - Expansion Connectors 14 - WLAN Subsystem	Table of Contents         1       Title Fage         2       Faust Prever         2       Faust Prever         3       Freens Analo Component         4       Freens Analo Component         5       Fourth 430 Component         6       Fourth 430 Sombol Companent         7       OutH4310 Sombol Companent         10       Distant Prever         11       Distant Prever         2       Fourth 430 Sombol Companent         10       Distant Prever         11       Bough 430 Sombol Companent         12       Sombol Comercion         11       Bough 430 Sombol Comercion         11       Bough 430 Sombol Comercion         11       Bough 430 Sombol Comercion         12       Saturdis Comercion         13       Evanish Comercion         14       WLN Subsystem         14       MLN Subsystem



