

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

8-Bit Shift/Storage Register with 3-State Outputs

The SN74LS299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q_0 and Q_7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- Common I/O for Reduced Pin Count
- Four Operation Modes: Shift Left, Shift Right, Load and Store
- Separate Shift Right Serial Input and Shift Left Serial Input for Easy Cascading
- 3-State Outputs for Bus Oriented Applications
- Input Clamp Diodes Limit High-Speed Termination Effects
- ESD > 3500 Volts

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
T _A	Operating Ambient Temperature Range	0	25	70	S
Іон	Output Current – High Q ₀ , Q ₇			-0.4	mA
l _{OL}	Output Current – Low Q ₀ , Q ₇		O	8.0	mA
I _{OH}	Output Current – High I/O ₀ – 1/O ₇		S	-2.6	mA
l _{OL}	Output Current – Low I/O ₀ – 1/O ₇		267	24	mA



ON Semiconductor

http://onsemi.com

LOW POWER SCHOTTKY


MARKING DIAGRAMS



SN74LS299N AWLYYWW

PDIP-20 N SUFFIX CASE 738





SOIC-20 DW SUFFIX CASE 751D


A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
SN74LS299N	PDIP-20	1440 Units/Box
SN74LS299DW	SOIC-WIDE	38 Units/Rail
SN74LS299DWR2	SOIC-WIDE	2500/Tape & Reel


CONNECTION DIAGRAM DIP (TOP VIEW)



		LOADING	(Note a)
PIN NAMES		HIGH	LOW
СР	Clock Pulse (Active Positive-Going Edge) Input	0.5 U.L.	0.25 U.L.
DS0	Serial Data Input for Right Shift	0.5 U.L.	0.25 U.L.
DS7	Serial Data Input for Left Shift	0.5 U.L.	0.25 U.L.
I/O _n	Parallel Data Input or	0.5 U.L.	0.25 U.L.
	Parallel Output (3-State)	65 U.L.	15 U.L.
\overline{OE}_1 , \overline{OE}_2	3-State Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
Q_0, Q_7	Serial Outputs	10 U.L.	5 U.L.
MR	Asynchronous Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
S_0, S_1	Mode Select Inputs	1 U.L.	0.5 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.



FUNCTION TABLE

MR S ₁ S ₀	INPUTS		RESPONSE
	OE ₁ OE ₂ CP D	DS ₀ DS ₇	
L X X L X X L H H	х н х	X X X X X X	Asynchronous Reset; Q ₀ = Q ₇ = LOW I/O Voltage Undetermined
L L X L X L		X X X X	Asynchronous Reset; Q ₀ = Q ₇ = LOW I/O Voltage LOW
H L H H L H		D X D X	Shift Right; $D \rightarrow Q_0$; $Q_0 \rightarrow Q_1$; etc. Shift Right; $D \rightarrow Q_0 \& I/O_0$; $Q_0 \rightarrow O_1 \& I/O_1$; etc.
H H L H H L		X D X D	Shift Left; $D\rightarrow Q_7$; $Q_7\rightarrow Q_6$; etc. Shift Left; $D\rightarrow Q_7$ & J/O_7 ; $Q_7\rightarrow Q_6$ & J/O_6 ; etc.
н н н	ХХТ	Х Х	Parallel Load; $I/O_n \rightarrow Q_n$
H L L H L L	H X X X X X X X X X X X X X X X X X X X	X X X	Hold: I/O Voltage undetermined
H L L HIGH Voltage Level	LLX	XX	Hold: $I/O_n = Q_n$
	STHIS DE CONTRE	WICE OF THE	Hold: I/O Voltage undetermined Hold: I/O _n = Q _n

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits				
Symbol	Paramet	er	Min	Тур	Max	Unit	Tes	t Conditions
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
V _{IL}	Input LOW Voltage				0.8	٧	Guaranteed Inpu All Inputs	t LOW Voltage for
V _{IK}	Input Clamp Diode Vol	tage		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =	–18 mA
V _{OH}	Output HIGH Voltage I/O ₀ -I/O ₇		2.4	3.1		V	V _{CC} = MIN, I _{OH} :	= MAX
V _{OH}	Output HIGH Voltage Q ₀ , Q ₇		2.7	3.4		V	V _{CC} = MIN, I _{OH} :	= MAX
	Output LOW Voltage			0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,
V_{OL}	I/O ₀ – I/O ₇			0.35	0.5	V	I _{OL} = 24 mA	 V_{IN} = V_{IL} or V_{IH} per Truth Table
	Output LOW Voltage				0.4	٧	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,
V_{OL}	I/O ₀ -I/O ₇				0.5	V	I _{OL} = 8.0 mA	 V_{IN} = V_{IL} or V_{IH} per Truth Table
I _{OZH}	Output Off Current HIGH I/O ₀ – I/O ₇				40	μА	V _{CC} = MAX, V _{OL}	JT = 2.7 V
I _{OZL}	Output Off Current LO I/O ₀ – I/O ₇	W			-400	μΑ	V _{CC} = MAX, V _{OL}	JT = 0.4 V
		Others			20	μΑ	10 V	
		S ₀ , S ₁ , I/O ₀ -I/O ₇			40	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
I _{IH}	Input HIGH Current	Others			0.1	mA	W. May V	70)/
		S ₀ , S ₁			0.2	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V
		I/O ₀ -I/O ₇			0.1	mA	$V_{CC} = MAX, V_{IN}$	= 5.5 V
I _{IL}	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN}	- 0 4 V
'IL	input LOVV Guirent	S ₀ , S ₁	~	1	-0.8	mA	VCC - WAX, VIN	- 0.7 V
I _{OS}	Short Circuit Current	Q_0, Q_7	-20	1	-100	mA	V _{CC} = MAX	
	(Note 1)	I/O ₀ -I/O ₇	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current	7.7			53	mA	$V_{CC} = MAX$	

^{1.} Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f _{MAX}	Maximum Clock Frequency	25	35		MHz	
t _{PHL} t _{PLH}	Propagation Delay, Clock to Q ₀ or Q ₇		26 22	39 33	ns	C _L = 15 pF
t _{PHL}	Propagation Delay, Clear to Q ₀ or Q ₇		27	40	ns	
t _{PHL} t _{PLH}	Propagation Delay, Clock to I/O ₀ -I/O ₇		26 17	39 25	ns	
t _{PHL}	Propagation Delay, Clear to I/O ₀ -I/O ₇		26	40	ns	C_L = 45 pF, R_L = 667 Ω
t _{PZH} t _{PZL}	Output Enable Time		13 19	21 30	ns	
t _{PHZ} t _{PLZ}	Output Disable Time		10 10	15 15	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _W	Clock Pulse Width HIGH	25			ns	1.04/0
t _W	Clock Pulse Width LOW	13			ns	
t _W	Clear Pulse Width LOW	20			ns	Mi Shi
ts	Data Setup Time	20			ns	V 50V
ts	Select Setup Time	35)	ns	V _{CC} = 5.0 V
t _h	Data Hold Time	0		7	ns	
t _h	Select Hold Time	10	GY.		ns	
t _{rec}	Recovery Time	20			ns	
	Select Hold Time Recovery Time	KSE K				

3-STATE WAVEFORMS




Figure 1.




Figure 2.





Figure 3.



SW1 TO OUTPUT UNDER TEST * Includes Jig and Probe Capacitance.

Figure 5.


SWITCH POSITIONS

≈ 1.5 V V _O L V _O	*	ure 4.	Н 1.5 V V
15 0		ITCH POSITIO	NS
CV	SYMBOL	SW1	SW2
110000	t _{PZH}	Open	Closed
A. 4 (C)	t _{PZL}	Closed	Open
C C AN	t _{PLZ}	Closed	Closed
الم، م، الا	t _{PHZ}	Closed	Closed

PACKAGE DIMENSIONS

N SUFFIX

PLASTIC PACKAGE CASE 738-03 **ISSUE E**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD

	INC	HES	MILLIN	IETERS	
DIM	MIN	MIN MAX MIN		MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
С	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
Е	0.050	BSC <	1.27 BSC		
F	0.050	0.070	1.27	1.77	
G	0.100	BSC	2.54 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.140	2.80	3.55	
L	0.300 BSC		7.62	BSC	
M_	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MOLD PHO INDSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
C	0.23	0.32				
D	12.65	12.95				
Е	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
θ	0 °	7 °				



ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative