



**OPA234 OPA2234 OPA4234** 

SBOS055B - MAY 1996 - REVISED APRIL 2008

# **Low-Power, Precision** SINGLE-SUPPLY OPERATIONAL AMPLIFIERS

## **FEATURES**

• WIDE SUPPLY RANGE: Single Supply:  $V_S = +2.7V$  to +36VDual Supply:  $V_S = \pm 1.35V$  to  $\pm 18V$ 

• SPECIFIED PERFORMANCE: +2.7V, +5V, and  $\pm 15V$ 

● LOW QUIESCENT CURRENT: 250µA/amp LOW INPUT BIAS CURRENT: 25nA max

● LOW OFFSET VOLTAGE: 100μV max

● HIGH CMRR, PSRR, and A<sub>OI</sub>


SINGLE, DUAL, and QUAD VERSIONS


## DESCRIPTION


The OPA234 series low-cost op amps are ideal for single-supply, low-voltage, low-power applications. The series provides lower quiescent current than older "1013"-type products and comes in current industrystandard packages and pinouts. The combination of low offset voltage, high common-mode rejection, high power-supply rejection, and a wide supply range provides excellent accuracy and versatility. Single, dual, and guad versions have identical specifications for maximum design flexibility. These general-purpose op amps are ideal for portable and battery-powered applications.

The OPA234 series op amps operate from either single or dual supplies. In single-supply operation, the input common-mode range extends below ground and the output can swing to within 50mV of ground. Excellent phase margin makes the OPA234 series ideal for demanding applications, including high load capacitance. Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

Single version packages are in an SO-8 surface-mount and a space-saving MSOP-8 surface-mount. Dual packages are in an SO-8 surface-mount. Quad packages are in an SO-14 surface-mount. All are specified for -40°C to +85°C operation.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



# **ELECTRICAL CHARACTERISTICS:** V<sub>S</sub> = +5V

At  $T_A$  = 25°C,  $V_S$  = +5V,  $R_L$  = 10k $\Omega$  connected to  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.

				PA234U, E DPA2234U		0	A234UA, PA2234U A4234UA	IA	
PARAMETER		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	V <sub>OS</sub> / <sub>OS</sub> /dT PSRR	$V_{CM}$ = 2.5V Operating Temperature Range $V_{S}$ = +2.7V to +30V, $V_{CM}$ = 1.7V		±40 ±100 ±0.5 3 0.2 0.3	±100 ±150 ±3 10		* * * * *	±250 ±350 * 20	μV μV/°C μV/V μV/mo μV/V
INPUT BIAS CURRENT Input Bias Current <sup>(2)</sup> Input Offset Current	I <sub>B</sub>	V <sub>CM</sub> = 2.5V V <sub>CM</sub> = 2.5V		-15 ±1	-30 ±5		*	-50 *	nA nA
NOISE Input Voltage Noise Density Current Noise Density	v <sub>n</sub> i <sub>n</sub>	f = 1kHz		25 80			*		nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	CMRR	$V_{CM} = -0.1V \text{ to } 4V$	-0.1 91	106	(V+) -1	* 86	*	*	V dB
INPUT IMPEDANCE Differential Common-Mode		V <sub>CM</sub> = 2.5V		10 <sup>7</sup>    5 10 <sup>10</sup>    6			*		Ω    pF Ω    pF
OPEN-LOOP GAIN Open-Loop Voltage Gain	A <sub>OL</sub>	$V_O = 0.25V$ to 4V $R_L = 10k\Omega$ $R_L = 2k\Omega$	108 86	120 96		100 *	*		dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	GBW SR	$C_L = 100pF$ $G = 1, 3V \text{ Step, } C_L = 100pF$ $G = 1, 3V \text{ Step, } C_L = 100pF$ $(V_{IN}) \text{ (Gain)} = V_S$		0.35 0.2 15 25 16			* * * *		MHz V/μs μs μs μs
OUTPUT  Voltage Output: Positive	I <sub>SC</sub>	$R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to Ground}$ $R_L = 10k\Omega \text{ to Ground}$ $G = +1$	(V+) -1 0.25 (V+) -1 0.1	(V+) -0.65 0.05 (V+) -0.65 0.05 ±11 1000		* * * *	* * * * *		V V V mA pF
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	IQ	I <sub>O</sub> = 0	+2.7	+5 250	+36 300	*	*	*	V V μΑ
TEMPERATURE RANGE Specified Range Operating Range Storage Thermal Resistance	$ heta_{\sf JA}$		-40 -40 -55	100	+85 +125 +125	* *		* *	ပို့ ပို့
8-Pin DIP SO-8 Surface-Mount MSOP-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount				100 150 220 80 110			* * * *		°C/W °C/W °C/W °C/W

<sup>\*</sup> Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.

# ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$

At  $T_A$  = 25°C,  $V_S$  = +2.7V,  $R_L$  = 10k $\Omega$  connected to  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.

					0			
	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V <sub>OS</sub> dV <sub>OS</sub> /dT PSRR	$V_{CM}$ = 1.35V Operating Temperature Range $V_{S}$ = +2.7V to +30V, $V_{CM}$ = 1.7V		±40 ±100 ±0.5 3 0.2	±100 ±150 ±3 10		* * * * *	±250 ±350 * 20	μV μV/°C μV/V μV/mo μV/V
I <sub>B</sub> I <sub>OS</sub>	V <sub>CM</sub> = 1.35V V <sub>CM</sub> = 1.35V		-15 ±1	-30 ±5		*	-50 *	nA n
V <sub>n</sub> i <sub>n</sub>	f = 1kHz		25 80			*		nV/√Hz fA/√Hz
CMRR	$V_{CM} = -0.1V$ to 1.7V	-0.1 91	106	(V+) -1	* 86	*	*	V dB
	V <sub>CM</sub> = 1.35V		10 <sup>7</sup>    5 10 <sup>10</sup>    6			*		$\Omega \parallel pF$ $\Omega \parallel pF$
A <sub>OL</sub>	$V_O$ = 0.25V to 1.7V $R_L$ = 10k $\Omega$ $R_L$ = 2k $\Omega$	108 86	125 96		100 86	*		dB dB
GBW SR	$C_L$ = 100pF $G$ = 1, 1V Step, $C_L$ = 100pF $G$ = 1, 1V Step, $C_L$ = 100pF $(V_{IN})$ (Gain) = $V_S$		0.35 0.2 6 16 8			* * * * *		MHz V/μs μs μs μs
I <sub>SC</sub> eration) <sup>(3)</sup>	$R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to Ground}$ $R_L = 10k\Omega \text{ to Ground}$ $G = +1$	(V+) -1 0.25 (V+) -1 0.1	(V+) -0.6 0.05 (V+) -0.65 0.05 ±8 1000		* * *	* * * * *		V V V MA pF
Ι <sub>Q</sub>	I <sub>O</sub> = 0	+2.7	+2.7 250	+36 300	*	*	*	V V μΑ
$ heta_{\sf JA}$		-40 -40 -55	100 150 220 80	+85 +125 +125	* *	* * *	* *	°C
	dV <sub>OS</sub> /dT PSRR  I <sub>B</sub> I <sub>OS</sub> V <sub>n</sub> i <sub>n</sub> CMRR  A <sub>OL</sub> GBW SR	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VOS dV <sub>OS</sub> /dT PSRR         V <sub>CM</sub> = 1.35V         ±40 ±100 ±150 ±100 ±150 ±150 ±10.5 ±3 3 10 0.2 0.3 0.2 0.3 10 0.2 0.3 0.2 0.3 10 0.2 0.3 0.2 0.3 0.2 0.3 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.2 0.2 0.3 0.3 0.3 0.2 0.2 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CONDITION   MIN   TYP   MAX   MIN   MIN   TYP   MAX   MIN   TYP   MAX   MIN   TYP   MAX   MIN   MIN   TYP   MIN   MIN   TYP   MAX   MIN   TYP   MIN   TYP   MIN   MIN   TYP   MIN   MIN   TYP   MIN   MIN   TYP   MIN   TYP   MIN   MIN   TYP   MIN   MIN   TYP   MIN   TYP   MIN   MIN	CONDITION   MIN   TYP   MAX   MIN   TYP   MAX

<sup>\*</sup> Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.



# ELECTRICAL CHARACTERISTICS: $V_S = \pm 15V$

At T\_A = 25°C, V\_S =  $\pm 15$ V, and R\_L =  $10k\Omega$  connected to ground, unless otherwise noted.

				PA234U, E		0	A234UA, PA2234U PA4234UA	Α	
PARAMETER		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage OPA4234U Model vs Temperature(1) vs Power Supply vs Time Channel Separation (Dual, Quad)	V <sub>OS</sub> dV <sub>OS</sub> /dT PSRR	$V_{CM} = 0V$ Operating Temperature Range $V_S = \pm 1.35V \text{ to } \pm 18V, \ V_{CM} = 0V$		±70 ±0.5 3 0.2 0.3	±250 ±5 10		* ±70 * * *	±500 ±250 * 20	μV μV μV/°C μV/V μV/mo μV/V
INPUT BIAS CURRENT Input Bias Current <sup>(2)</sup> Input Offset Current  NOISE Input Voltage Noise Density	I <sub>B</sub> I <sub>OS</sub>	$V_{CM} = 0V$ $V_{CM} = 0V$ $f = 1kHz$		-12 ±1	-25 ±5		* *	-50 *	nA nA nV/√ <del>Hz</del>
Current Noise Density	v <sub>n</sub> i <sub>n</sub>			80			*		fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	CMRR	$V_{CM} = -15V$ to 14V	(V-) 91	106	(V+) -1	* 86	*	*	V dB
INPUT IMPEDANCE Differential Common-Mode		V <sub>CM</sub> = 0V		10 <sup>7</sup>    5 10 <sup>10</sup>    6			*		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain	A <sub>OL</sub>	$V_0 = -14.5V$ to 14V	110	120		100	*		dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	GBW SR	$C_L = 100pF$ $G = 1, 10V Step, C_L = 100pF$ $G = 1, 10V Step, C_L = 100pF$ $(V_{IN}) (Gain) = V_S$		0.35 0.2 41 47 22			* * * * *		MHz V/μs μs μs μs
OUTPUT Voltage Output: Positive Negative Short-Circuit Current Capacitive Load Drive (Stable Ope	I <sub>SC</sub>	G = +1	(V+) -1 (V-) +0.5	(V+) -0.7 (V-) +0.15 ±22 1000		*	* * *		V V mA pF
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	IQ	I <sub>O</sub> = 0	±1.35	±15 ±275	±18 ±350	*	*	*	V V μA
TEMPERATURE RANGE Specified Range Operating Range Storage Thermal Resistance	$ heta_{IA}$		-40 -40 -55		+85 +125 +125	* * *		* *	°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°
8-Pin DIP SO-8 Surface-Mount MSOP-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount	-JA			100 150 220 80 110			* * * *		°C/W °C/W °C/W °C/W

<sup>\*</sup> Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PACKAGE INFORMATION**

PRODUCT	PACKAGE	PACKAGE MARKING
Single OPA234EA OPA234E OPA234UA OPA234U	MSOP-8 Surface-Mount " SO-8 Surface-Mount "	A34 " OPA234UA OPA234U
Dual OPA2234UA OPA2234U	SO-8 Surface-Mount	OPA2234UA OPA2234U
Quad OPA4234UA OPA4234U	SO-8 Surface-Mount	OPA4234UA OPA4234U

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

### **ABSOLUTE MAXIMUM RATINGS**


Supply Voltage, V+ to V	36V
Input Voltage	(V-) -0.7V to (V+) +0.7V
Output Short-Circuit <sup>(1)</sup>	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C


NOTE: (1) Short-circuit to ground, one amplifier per package.





## TYPICAL CHARACTERISTIC CURVES


At  $T_A = +25$ °C and  $R_L = 10k\Omega$ , unless otherwise noted.


















# TYPICAL CHARACTERISTIC CURVES (Cont.)


At  $T_A = +25^{\circ}C$  and  $R_L = 10k\Omega$ , unless otherwise noted.


















# TYPICAL CHARACTERISTIC CURVES (Cont.)


At  $T_A = +25^{\circ}C$  and  $R_L = 10k\Omega$ , unless otherwise noted.
















## TYPICAL CHARACTERISTIC CURVES (Cont.)

At  $T_A = +25^{\circ}C$  and  $R_L = 10k\Omega$ , unless otherwise noted.





## APPLICATIONS INFORMATION

The OPA234 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10nF ceramic capacitors.

### **OPERATING VOLTAGE**

The OPA234 series op amps operate from single ( $\pm 2.7V$  to  $\pm 36V$ ) or dual ( $\pm 1.35V$  to  $\pm 18V$ ) supplies with excellent performance. Specifications are production tested with  $\pm 2.7V$ ,  $\pm 5V$ , and  $\pm 15V$  supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Characterisitc curves.

### **OFFSET VOLTAGE TRIM**

Offset voltage of the OPA234 series amplifiers is laser trimmed and usually requires no user adjustment. The OPA234 (single op amp version) provides offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer, as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset could degrade the offset drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.




FIGURE 1. OPA234 Offset Voltage Trim Circuit.





11-Apr-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
OPA2234P	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI			
OPA2234PA	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI			
OPA2234U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U	Samples
OPA2234U-2/2K5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI			
OPA2234U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U	Samples
OPA2234U/2K5E4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85		
OPA2234U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U	Samples
OPA2234UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	Samples
OPA2234UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	Samples
OPA2234UA/2K5E4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85		
OPA2234UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	Samples
OPA2234UAE4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85		
OPA2234UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	Samples
OPA2234UE4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85		
OPA2234UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2234U	Samples
OPA234E/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samples
OPA234E/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samples
OPA234E/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samples
OPA234E/2K5E4	PREVIEW	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125		



11-Apr-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samp
OPA234E/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samp
OPA234EA/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samp
OPA234EA/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samp
OPA234EA/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samp
OPA234EA/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	A34	Samj
OPA234P	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI			
OPA234PA	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI			
OPA234U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U	Sam
OPA234U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U	Sam
OPA234U/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U	Sam
OPA234UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U A	Sam
OPA234UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U A	Sam
OPA234UA/2K5E4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
OPA234UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U A	Sam
OPA234UAE4	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
OPA234UAG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
OPA234UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA 234U	Sam
OPA4234PA	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI			
OPA4234U	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U	Sam





11-Apr-2013

Orderable Device	Status	Package Type	Package Drawing		_		Lead/Ball Finish	•	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
OPA4234U/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U	Samples
OPA4234U/2K5E4	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85		
OPA4234U/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U	Samples
OPA4234UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U A	Samples
OPA4234UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U A	Samples
OPA4234UA/2K5E4	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85		
OPA4234UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U A	Samples
OPA4234UAE4	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85		
OPA4234UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U A	Samples
OPA4234UE4	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85		
OPA4234UG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4234U	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF OPA2234:

Military: OPA2234M

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013


## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2234U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA234E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA4234U/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4234UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2013



\*All dimensions are nominal

							_
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2234U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA234E/250	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA234E/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA234EA/250	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA234EA/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA4234U/2K5	SOIC	D	14	2500	367.0	367.0	38.0
OPA4234UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>