

ADC12L030/ADC12L032/ADC12L034/ADC12L038 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

General Description

The ADC12L030 family is 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexers. These devices are fully tested with a single 3.3V power supply. The ADC12L032, ADC12L034 and ADC12L038 have 2, 4 and 8 channel multiplexers, respectively. Differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12L030 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to less than $\pm 1/2$ LSB each.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. A fully differential unipolar analog input range (0V to ± 3.3 V) can be accommodated with a single ± 3.3 V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign two's compliment output data format.

The serial I/O is configured to comply with NSC's MICRO-WIRE™ and Motorola's SPI standards. For complementary voltage references see the LM4040, LM4041 or LM9140 data sheets.

Features

- 0V to 3.3V analog input range with single 3.3V power supply
- Serial I/O (MICROWIRE and SPI Compatible)
- 2, 4, or 8 channel differential or single-ended multiplexer
- Analog input sample/hold function
- Power down mode
- Variable resolution and conversion rate
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- Fully tested and guaranteed with a 2.5V reference
- No Missing Codes over temperature

Key Specifications

- Resolution
- 12-bit plus sign conversion time
- 12-bit plus sign sampling rate
- Integral linearity error
- Single supply
- Power dissipation
 - Power down

12-bit plus sign 8.8 μs (min)

73 kHz (max) ± 1 LSB (max)

3.3V ±10%


15 mW (max)

40 μW (typ)

Applications


- Portable Medical instruments
- Portable computing
- Portable Test equipment

ADC12L038 Simplified Block Diagram




TL/H/11830-5


Connection Diagrams




20-Pin Dual-In-Line and Wide Body SO Packages



24-Pin Dual-In-Line and Wide Body SO Packages



28-Pin Dual-In-Line and Wide Body SO Packages



Ordering Information

Industrial Temperature Range $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	NS Package Number
ADC12L030CIN	N16E
ADC12L030CIWM	M16B
ADC12L032CIN	N20A
ADC12L032CłWM	M20B
ADC12L034CIN	N24C
ADC12L034CIWM	M24B
ADC12L038CIN	N28B
ADC12L038CIWM	M28B

Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Positive Supply Voltage	
$(V^+ = V_A^+ = V_D^+)$	6.5V

CHÖ-CH7 and COM GND
$$-5V$$
 to $V^+ + 5V$ $|V_A^+ - V_D^+|$ 300 mV

$$\begin{array}{lll} \mbox{Input Current at Any Pin (Note 3)} & \pm 30 \mbox{ mA} \\ \mbox{Package Input Current (Note 3)} & \pm 120 \mbox{ mA} \end{array}$$

Operating Ratings (Notes 1 & 2)

Operating Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC12L030CIN, ADC12L030CIWM,	
ADC12L032CIN, ADC12L032CIWM,	i
ADC12L034CIN, ADC12L034CIWM,	
ADC12L038CIN,	

ADC12L038CIWM
$$-40^{\circ}\text{C} \le T_{\text{A}} \le +85^{\circ}\text{C}$$

Supply Voltage (V⁺ = V_A⁺ = V_D⁺) $+3.0\text{V}$ to $+5.5\text{V}$
 $|V_{\text{A}}^{+} - V_{\text{D}}^{+}| \le 100 \text{ mV}$
 V_{RFF}^{+} 0V to V_{A}^{+}

$$\frac{(V_{REF}^+ + V_{REF}^-)}{2}$$
 0.1 V_A + to 0.6 V_A +

$\frac{(V_{IN}^+ + V_{IN}^-)}{2}$ 0V to V_A^+

Converter Electrical Characteristics

The following specifications apply for V+ = V_A^+ = V_D^+ = $+3.3~V_{DC}$, V_{REF}^+ = $+2.500~V_{DC}$, V_{REF}^- = $0~V_{DC}$, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 5~MHz$, $R_S = 25\Omega$, source impedance for V_{REF}^+ and $V_{REF}^- \le 25\Omega$, fully-differential input with fixed 1.250V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. **Boldface limits apply for** $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8 and 9)

Symbol	Parameter	Conditions	Typical (Note 10)	12 + sign E	Units (Limits)			
STATIC CON	NVERTER CHARACTERISTICS	·						
	Resolution with No Missing Codes			12 + sign	12 + sign Bits (min)			
+ILE	Positive Integral Linearity Error	After Auto-Cal (Notes 12, 18)	± 1/2	± 1	LSB (max)			
-ILE	Negative Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	± 1	LSB (max)			
DNL	Differential Non-Linearity	After Auto-Cal		± 1	LSB (max)			
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±2	LSB (max)			
	Negative Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	± 2	LSB (max)			
	Offset Error	After Auto-Cal (Notes 5, 18) V _{IN} (+) = V _{IN} (-) = 1.250V	±1/2	± 2	LSB (max)			
	DC Common Mode Error	After Auto-Cal (Note 15)	±2	± 3.5	LSB (max)			
TUE	Total Unadjusted Error	After Auto-Cal (Notes 12, 13 and 14)	'±1		LSB			
	Resolution with No Missing Codes	8-bit + sign mode		8 + sign	Bits (min)			
+INL	Positive Integral Linearity Error	8-bit + sign mode (Note 12)		± 1/2	LSB (max)			
-INL	Negative Integral Linearity Error	8-bit + sign mode (Note 12)		± 1/2	LSB (max)			
DNL	Differential Non-Linearity	8-bit + sign mode		±3/4	LSB (max)			
	Positive Full-Scale Error	8-bit + sign mode (Note 12)		± 1/2	LSB (max)			

Converter Electrical Characteristics (Continued)

The following specifications apply for V+ = V_A^+ = V_D^+ = $+3.3~V_{DC}$, V_{REF}^+ = $+2.500~V_{DC}$, V_{REF}^- = $0~V_{DC}$, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 5~MHz$, $R_S = 25\Omega$, source impedance for V_{REF}^+ and $V_{REF}^- \le 25\Omega$, fully-differential input with fixed 1.250V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. **Boldface limits apply for** $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8 and 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC CO	NVERTER CHARACTERISTICS (Co	ontinued)			
	Negative Full-Scale Error	8-bit + sign mode (Note 12)		± 1/2	LSB (max)
	Offset Error	8-bit + sign mode, after Auto-Zero (Note 13) $V_{IN}(+) = V_{IN}(-) = + 1.250V$		± 1/2	LSB (max)
TUE	Total Unadjusted Error	8-bit + sign mode after Auto-Zero (Notes 12, 13 and 14)		±3/4	LSB (max)
	Multiplexer Channel to Channel Matching		±0.05		LSB
	Power Supply Sensitivity Offset Error + Full-Scale Error - Full-Scale Error + Integral Linearity Error - Integral Linearity Error	V+ = +3.3V ±10%	±0.5 ±0.5 ±0.5 ±0.5 ±0.5	±1 ±1.5 ±1.5	LSB (max) LSB (max) LSB (max) LSB LSB
	Output Data from "12-Bit Conversion of Offset" (see Table V)	(Note 20)		+ 10 - 10	LSB (max) LSB (min)
	Output Data from "12-Bit Conversion of Full-Scale" (see Table V)	(Note 20)		4095 4093	LSB (max) LSB (min)
UNIPOLAR	DYNAMIC CONVERTER CHARAC	TERISTICS			
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$\begin{split} f_{\text{IN}} &= 1 \text{ kHz, V}_{\text{IN}} = 2.5 \text{ Vpp} \\ f_{\text{IN}} &= 20 \text{ kHz, V}_{\text{IN}} = 2.5 \text{ Vpp} \\ f_{\text{IN}} &= 40 \text{ kHz, V}_{\text{IN}} = 2.5 \text{ Vpp} \end{split}$	69.4 68.3 65.7		dB dB dB
	-3 dB Full Power Bandwidth	$V_{1N} = 2.5 \text{ V}_{PP}$, where S/(N+D) drops 3 dB	31		kHz
DIFFEREN	TIAL DYNAMIC CONVERTER CHAI	RACTERISTICS			
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$ \begin{aligned} f_{IN} &= 1 \text{ kHz, } V_{IN} = \pm 2.5V \\ f_{IN} &= 20 \text{ kHz, } V_{IN} = \pm 2.5V \\ f_{IN} &= 40 \text{ kHz, } V_{IN} = \pm 2.5V \end{aligned} $	77.0 73.9 67.0		dB dB dB
	-3 dB Full Power Bandwidth	$V_{IN} = \pm 2.5V$, where S/(N+D) drops 3 dB	40		kHz

Electrical Characteristics

The following specifications apply for $V^+ = V_A^+ = V_D^+ = +3.3 \text{ Vpc}$ $V_{DCC}^+ =$

Symbol	Parameter	Conditions	Typical (Note 10)	Limits Uni (Note 11) (Lim				
EFERENCE	INPUT, ANALOG INPUTS AND MULTIPL	EXER CHARACTERISTICS		•				
C _{REF}	Reference Input Capacitance		85		pF			
C _{A/D}	A/DIN1 and A/DIN2 Analog Input Capacitance		75		pF			
	A/DIN1 and A/DIN2 Analog Input Leakage Current	$V_{IN} = +3.3V \text{ or}$ $V_{IN} = 0V$	±0.1	± 1.0	μA (max			
	CH0-CH7 and COM Input Voltage			GND 0.05 V _A + + 0.05	V (min) V (max)			
CCH	CH0-CH7 and COM Input Capacitance		10		pF			
C _{MUXOUT}	MUX Output Capacitance		20		pF			
	Off Channel Leakage (Note 16) CH0-CH7 and COM Pins	On Channel = 3.3V and Off Channel = 0V	-0.01	-0.3	μΑ (min)			
• .		On Channel = 0V and Off Channel = 3.3V	0.01	0.3	μA (max)			
	On Channel Leakage (Note 16) CH0-CH7 and COM Pins	On Channel = 3.3V and Off Channel = 0V	0.01	0.3	μA (max)			
		On Channel = 0V and Off Channel = 3.3V	-0.01	-0.3	μA (min)			
	MUXOUT1 and MUXOUT2 Leakage Current	V _{MUXOUT} = 3.3V or V _{MUXOUT} = 0V	0.01	0.3	μΑ (max)			
R _{ON}	MUX On Resistance	V _{IN} = 1.65V and V _{MUXOUT} = 1.55V	1300	1900	Ω (max)			
	RON Matching Channel to Channel	V _{IN} = 1.65V and V _{MUXOUT} = 1.55V	5		%			
	Channel to Channel Crosstalk	V _{IN} = 3.3 V _{PP} , f _{IN} = 40 kHz	-72		dB			
	MUX Bandwidth		90		kHz			

DC and Logic Electrical Characteristics

The following specifications apply for V+ = V_A^+ = V_D^+ = +3.3 V_{DC} , V_{REF}^+ = +2.500 V_{DC} , V_{REF}^- = 0 V_{DC} , 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 5$ MHz, $R_S = 25\Omega$, source impedance for V_{REF}^+ and $V_{REF}^- \le 25\Omega$, fully-differential input with fixed 1.250V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for** $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8 and 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
CCLK, CS,	CONV, DI, PD AND SCLK INPUT CHA	RACTERISTICS			
V _{IN(1)}	Logical "1" Input Voltage	V+ = 3.6V		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V+ = 3.0V		0.8	V (max)
l _{IN(1)}	Logical "1" Input Current	V _{IN} = 3.3V	0.005	1.0	μΑ (max)
I _{IN(0)}	Logical "0" Input Current	V _{IN} = 0V	-0.005	1.0	μΑ (min)
DO, EOC A	ND DOR DIGITAL OUTPUT CHARACT	FERISTICS			
V _{OUT(1)}	Logical "1" Output Voltage	$V^{+} = 3.0V, I_{OUT} = -360 \mu A$ $V^{+} = 3.0V, I_{OUT} = -10 \mu A$		2.4 2.9	V (min) V (min)
V _{OUT(0)}	Logical "0" Output Voltage	$V^{+} = 3.0V, I_{OUT} = 1.6 \text{ mA}$		0.4	V (max)
lout	TRI-STATE Output Current	$V_{OUT} = 0V$ $V_{OUT} = 3.3V$	-0.1 0.1	-3.0 3.0	μΑ (max) μΑ (max)
+I _{SC}	Output Short Circuit Source Current	V _{OUT} = 0V	14	6.5	mA (min)
-I _{SC}	Output Short Circuit Sink Current	$V_{OUT} = V_D^+$	16	8.0	mA (min)
POWER SL	JPPLY CHARACTERISTICS				
l ^D +	Digital Supply Current	Awake CS = HIGH, Powered Down, CCLK on CS = HIGH, Powered Down, CCLK off	1.1 600 12	1.5	mA (max) μΑ μΑ
I _A +	Positive Analog Supply Current	Awake $\overline{\text{CS}} = \text{HIGH, Powered Down, CCLK on}$ $\overline{\text{CS}} = \text{HIGH, Powered Down, CCLK off}$	2.2 10 0.1	3.0	mA (max) μΑ μΑ
I _{REF}	Reference Input Current	Awake CS = HIGH, Powered Down	70 0.1		μA μA

AC Electrical Characteristics

The following specifications apply for V+ = V_A + = V_D + = +3.3 V_{DC} , V_{REF} + = +2.500 V_{DC} , V_{REF} - = 0 V_{DC} , 12-bit + sign conversion mode, t_r = t_f = 3 ns, t_{CK} = t_{SK} = 5 MHz, t_{RS} = 25 t_{RS} , source impedance for t_{REF} + and t_{REF} - t_{REF} = 25 t_{REF} , source impedance for t_{REF} + and t_{REF} - t_{RE

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
fck	Conversion Clock (CCLK) Frequency		10 1	5	MHz (max MHz (min)
fsk	Serial Data Clock SCLK Frequency		10 0	5	MHz (max Hz (min)
	Conversion Clock Duty Cycle			40 60	% (min) % (max)
	Serial Data Clock Duty Cycle		1	40 60	% (min) % (max)
t _C	Conversion Time	12-Bit + Sign or 12-Bit	44(t _{CK})	44(t _{CK})	(max)
				8.8	μs (max)
	·	8-Bit + Sign or 8-Bit	21(t _{CK})	21(t _{CK})	(max)
				4.2	μs (max)
t _A	Acquisition Time (Note 19)	6 Cycles Programmed	6(t _{CK})	6(t _{CK}) 7(t _{CK})	(min) (max)
				1.2 1.4	μs (min) μs (max)
		10 Cycles Programmed	10(t _{CK})	10(t _{CK}) 11(t _{CK})	(min) (max)
				2.0 2.2	μs (min) μs (max
		18 Cycles Programmed	18(t _{CK})	18(t _{CK}) 19(t _{CK})	(min) (max)
				3.6 3.8	μs (min) μs (max)
		34 Cycles Programmed	34(t _{CK})	34(t _{CK}) 35(t _{CK})	(min) (max)
				6.8 7.0	μs (min) μs (max)
t _{CAL}	Self-Calibration Time		4944(t _{CK})	4944(t _{CK})	(max)
				988.8	μs (max
t _{AZ}	Auto-Zero Time		76(t _{CK})	76(t _{CK})	(max)
				15.2	μs (max
tsync	Self-Calibration or Auto-Zero Synchronization Time from DOR		2(t _{CK})	2(t _{CK}) 3(t _{CK})	(min) (max)
				0.40 0.60	μs (min) μs (max
DOR	DOR High Time when $\overline{\text{CS}}$ is Low Continuously for Read Data and Software		9(t _{SK})	9(t _{SK})	(max) μs (max
	Power Up/Down		8(t _{SK})	8(t _{SK})	(max)
CONV	CONV Valid Data Time		o(rSK)	1.6	μs (max)

AC Electrical Characteristics (Continued)

The following specifications apply for V⁺ = V_A^+ = V_D^+ = +3.3 V_{DC} , V_{REF}^+ = +2.500 V_{DC} , V_{REF}^- = 0 V_{DC} , 12-bit + sign conversion mode, $t_f = t_f = 3$ ns, $f_{CK} = f_{SK} = 5$ MHz, $R_S = 25\Omega$, source impedance for V_{REF}^+ and $V_{REF}^- \le 25\Omega$, fully-differential input with fixed 1.250V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)		
t _{HPU}	Hardware Power-Up Time, Time from PD Falling Edge to EOC Rising Edge		250	700	μs (max)		
t _{SPU}	Software Power-Up Time, Time from Serial Data Clock Falling Edge to EOC Rising Edge		500	700	μs (max)		
t _{ACC}	Access Time Delay from CS Falling Edge to DO Data Valid		25	60	ns (max)		
t _{SET-UP}	Set-Up Time of CS Falling Edge to Serial Data Clock Rising Edge			50 ns (n			
t _{DELAY}	Delay from SCLK Falling Edge to CS Falling Edge		0	5	ns (min)		
t _{1H} , t _{OH}	Delay from CS Rising Edge to DO TRI-STATE®	$R_L = 3k, C_L = 100 pF$	70	100	ns (max		
t _{HDI}	DI Hold Time from Serial Data Clock Rising Edge		5	15	ns (min		
t _{SDI}	DI Set-Up Time from Serial Data Clock Rising Edge		5	10	ns (min		
t _{HDO}	DO Hold Time from Serial Data Clock Falling Edge	$R_L = 3k, C_L = 100 pF$	35	65 5	ns (max		
t _{DDO}	Delay from Serial Data Clock Falling Edge to DO Data Valid		50	90	ns (max		
t _{RDO}	DO Rise Time, TRI-STATE to High DO Rise Time, Low to High	$R_L = .3k, C_L = 100 \text{ pF}$	10 10	40 40	ns (max		
t _{FDO}	DO Fall Time, TRI-STATE to Low DO Fall Time, High to Low	$R_L = 3k, C_L = 100 pF$	15 15	40 40	ns (max ns (max		
t _{CD}	Delay from CS Falling Edge to DOR Falling Edge		50	80	ns (max		
t _{SD}	Delay from Serial Data Clock Falling Edge to DOR Rising Edge		45	80	ns (max		
C _{IN}	Capacitance of Logic Inputs		10		pF		
C _{OUT}	Capacitance of Logic Outputs		20		ρF		

Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} > V_A^+ \text{ or } V_D^+)$, the current at that pin should be limited to 20 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 20 mA to four.


Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_J max, θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_J$ max $-T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, T_J max = 150°C. The typical thermal resistance (Θ_{JA}) of these parts when board mounted follow:

Part Number	Thermal Resistance $ heta_{ m JA}$
ADC12L030CIN	53°C/W
ADC12L030CIWM	70°C/W
ADC12L032CIN	46°C/W
ADC12L032CIWM	64°C/W
ADC12L034CIN	42°C/W
ADC12L034ClWM	-57°C/W
ADC12L038CIN	40°C/W
ADC12L038CIWM	50°C/W

Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two on-chip diodes are fied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V_A+ or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above V_A+ or below GND by more than 50 mV. As an example, if V_A+ is 3.0 V_{DC}, full-scale input voltage must be <3.05 V_{DC} to ensure accurate conversions.



TL/H/11830-6

Note 8: To guarantee accuracy, it is required that the V_A⁺ and V_D⁺ be connected together to the same power supply with separate bypass capacitors at each V⁺ pin.

Note 9: With the test condition for $V_{REF}^+ - V_{REF}^-$) given as $\pm 2.500V$ the 12-bit LSB is 610 μ V and the 8-bit LSB is 9.8 mV.

Note 10: Typicals are at $T_J = T_A = 25^{\circ}\text{C}$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see Figures 1b and 1c).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the worst-case value of the code transitions between 1 to 0 and 0 to +1 (see Figure 2).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.

Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together.

Note 16: Channel leakage current is measured after the channel selection.

Note 17: Timing specifications are tested at the TTL logic levels, $V_{IL} = 0.4V$ for a falling edge and $V_{IH} = 2.4V$ for a rising edge. TRI-STATE output voltage is forced to 1.4V.

Note 18: The ADC12L030 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.

Note 19: If SCLK and CCLK are driven from the same clock source, then t_A is 6, 10, 18 or 34 clock periods minimum and maximum.

Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.

Electrical Characteristics (Continued)




FIGURE 1a. Transfer Characteristic




FIGURE 1b. Simplified Error Curve vs Output Code without Auto-Calibration or Auto-Zero Cycles






FIGURE 1c. Simplified Error Curve vs Output Code after Auto-Calibration Cycle







FIGURE 2. Offset or Zero Error Voltage


Typical Performance Characteristics


The following curves apply for 12-bit + sign mode after auto-calibration unless otherwise specified. The performance for 8-bit + sign mode is equal to or better than shown. (Note 9)



















Test Circuits





Leakage Current




TL/H/11830-17


Timing Diagrams







TL/H/11830-19














Note: DO output data is not valid during this cycle.














ADC12L038 Conversion Using $\overline{\text{CS}}$ with 16-Bit Digital Output Format









ADC12L038 Conversion with CS Continuously Low and 16-Bit Digital Output Format








ADC12L038 Software Power Up/Down with CS Continuously Low and 16-Bit Digital Output Format




ADC12L038 Hardware Power Up/Down



TL/H/11830-32

Note: Hardware power up/down may occur at any time. If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be stored in the output shift register.

ADC12L038 Configuration Modification—Example of a Status Read



Note: In order for all 9 bits of status information to be accessible the last conversion programmed before Cycle N needs to have a resolution of 8 bits plus sign, 12 bits plus sign, or greater.

Pin Descriptions

The clock applied to this input controls the su-CCLK cessive approximation conversion time interval and the acquisition time. The rise and fall times

of the clock edges should not exceed 1 us. **SCLK** This is the serial data clock input. The clock applied to this input controls the rate at which the serial data exchange occurs. The rising edge loads the information on the DI pin into the multiplexer address and mode select shift register. This address controls which channel of the analog input multiplexer (MUX) is selected and the mode of operation for the A/D. With CS low the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data.

When CS is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When CS is toggled the falling edge of CS always clocks out the first bit

of data, CS should be brought low when SCLK

is low. The rise and fall times of the clock edges

DI This is the serial data input pin. The data applied to this pin is shifted by the rising edge of SCLK into the multiplexer address and mode select register. Tables II through V show the assignment of the multiplexer address and the mode select data.

should not exceed 1 us.

DO

CS

The data output pin. This pin is an active push/ pull output when CS is Low. When CS is High this output is in TRI-STATE. The A/D conversion result (D0-D12) and converter status data are clocked out by the falling edge of SCLK on this pin. The word length and format of this result can vary (see Table I). The word length and format are controlled by the data shifted into

the multiplexer address and mode select regis-

ter (see Table V). EOC This pin is an active push/pull output and indicates the status of the ADC12L030/2/4/8. When low, it signals that the A/D is busy with a conversion, auto-calibration, auto-zero or power down cycle. The rising edge of EOC signals the

end of one of these cycles. This is the chip select pin. When a logic low is applied to this pin, the rising edge of SCLK shifts the data on DI into the address register. This low also brings DO out of TRI-STATE. With CS low the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data. When CS is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When CS is toggled the falling edge of CS always clocks out the first bit of data. CS should be brought low when SCLK is low. The falling edge of CS resets a conversion in progress and starts the sequence for a new conversion. When CS is brought back low during a conversion, that conversion is premay be corrupted. Therefore, when CS is brought back low during a conversion in progress the data output at that time should be ignored. CS may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power is applied, it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in on the DO pin. Table V details the data required.

maturely ended. The data in the output latches

DOR This is the data output ready pin. This pin is an active push/pull output. It is low when the conversion result is being shifted out and goes high to signal that all the data has been shifted out. CONV A logic low is required on this pin to program

> any mode or change the ADC's configuration as listed in the Mode Programming Table (Table V) such as 12-bit conversion, 8-bit conversion, Auto Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing CS low and pulsing SCLK will only clock out on DO any data stored in the ADCs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or

PΩ This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 700 µs to power up after the command is

Auto-Zero are in progress.

CH0-CH7 These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (see Tables II through IV).

> The voltage applied to these inputs should not exceed VA+ or go below GND. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

COM This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-ended.

MUXOUT1, These are the multiplexer output pins. MUXOUT2

A/DIN1. A/DIN2

These are the converter input pins. MUXOUT1 is usually tied to A/DIN1. MUXOUT2 is usually tied to A/DIN2. If external circuitry is placed between MUXOUT1 and A/DIN1, or MUXOUT2 and A/DIN2 it may be necessary to protect these pins. The voltage at these pins should not exceed VA+ or go below AGND (see Figure 3).

Pin Descriptions (Continued)

VREF+ This is the positive analog voltage reference input. In order to maintain accuracy the voltage range of VREF (VREF = VREF+ - VREF-) is 1 VDC to 3.3 VDC and the voltage at VREF+


cannot exceed VA+. See Figure 4 for recommended bypassing.

The negative voltage reference input. In order V_{REF} to maintain accuracy the voltage at this pin must not go below GND or exceed VA+. (See Figure 4).


VA+, VD+ These are the analog and digital power supply pins. VA+ and VD+ are not connected together on the chip. These pins should be tied to the same power supply and bypassed separately (see Figure 4). The operating voltage range of V_A + and V_D + is 3.0 V_{DC} to 5.5 V_{DC} .

This is the digital ground pin (see Figure 4).

DGND This is the analog ground pin (see Figure 4). AGND -



TL/H/11830-34 FIGURE 3, Protecting the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 Analog Pins



TL/H/11830-35

*Tantalum

**Monolithic Ceramic or better

FIGURE 4. Recommended Power Supply Bypassing and Grounding

Tables

TABLE I. Data Out Formats

DO F	orma	ts	DB0	DB1	DB2	DB2 DB3 DB4 DB5 DB6 DB7		DB8	DB9	DB10	DB11	DB12	DB13	DB14	DB15	DB16			
		17 Bits	x	х	×	Х	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB
	MSB First	13 Bits	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB				
with		9 Bits	Sign	MSB	6	5	4	3	2	1	LSB								
Sign		17 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign	Х	х	X	х
	LSB First	13 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign		·		
		9 Bits	LSB	1	2	3	4	5	6	MSB	Sign								
		16 Bits	0	0	0	0	MSB	10	9	8	7	6	5	4	3	2	1	LSB	
	MSB First	12 Bits	MSB	10	9	8	7	6	5	4	3	2	1	LSB					
without		8 Bits	MSB	6	5	4	3	2	1	LSB									
Sign		16 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0	0	
	LSB First	12 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB					
		8 Bits	LSB	1	2	3	4	5	6	MSB									

X = High or Low state.

TABLE II. ADC12L038 Multiplexer Addressing

Mode	olexer Iput nnel nment	Out Cha	Input arity nment	Analog Channel Addressed and Assignment with A/DIN1 tied to MUXOUT1 and A/DIN2 tied to MUXOUT2										MUX Address			
	MUXOUT2	MUXOUT1	A/DIN2	A/DIN1	СОМ	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	CH0	DI3	DI2	DI1	DI0
	CH1	CH0	_	+								_	+	L	L	L	L
Differential	CH3	CH2	-	+						-	+			H	L	L	L
	CH5	CH4	- '	+				_	+					L	Н	L	L
	CH7	CH6	-	+		_	+							Н	Н	L	L
	CH1	CH0	+	-								+	-	L	L	Н	L
	CH3	CH2	+	-						+	-			н	L	Н	L
	CH5	CH4	+	_				+	-					L	Н	Н	L
	CH7	CH6	+			+	_							Н	Н	Н	L
	сом	CHO	_	+	_								+	L	L	L	Н
	COM	CH2	-	+ .	_		!				+			н	L	L	Н
	сом	CH4		+	-				+					L	Н	L	Н
Single-Ended	СОМ	CH6	_	+	_		+							Н	Н	L	Н
	сом	CH1	_	+	_							+		L	L	Н	Н
	СОМ	CH3	_	+	_					+				Н	L	Н	Н
	СОМ	CH5	_	+	_			+	1	- 1				L	Н	Н	Н
	СОМ	CH7		+	_	+			1					н	Н	Н	Η ;

Tables (Continued)

TABLE III. ADC12L034 Multiplexer Addressing

,	MUX Addres	: s	wit	and th A/DIN	Assign I1 tied to	Address ment MUXOU MUXOU	JT1	A/D Input Polarity Assignment		Polarity Channel		Mode
DIO	DI1	DI2	CHO	ĊH1	CH2	СНЗ	СОМ	A/DIN1	A/DIN1 A/DIN2 MU		MUXOUT2	
L	L	L	+					+	_	CH0	CH1	
L	L	Ìн			+	–		+	_	CH2	CH3	Differential
L	н	Ĺ		+				_	+	CH0	CH1	Dillerential
L	Н	Н			_	+			+	CH2	CH3	
Н	L	L	+				· _	+	_	CH0	COM	
Н	L	Н			. +	ļ	–	· +	_	CH2	СОМ	Cinale Ended
Н	Ιн	L		<u>,+</u> ,	1		_	+	_	CH1	COM	Single-Ended
н	н	Н				+	_	+	_	CH3	COM	

TABLE IV. ADC12L032 and ADC12L030 Multiplexer Addressing

M	UX ress	a with A/I	g Channel Addi and Assignmen DIN1 tied to MU DIN2 tied to MU	it IXOUT1	Pol	Input arity nment	Multij Ou Cha Assig	Mode	
DIO	DI1	CH0	CH1	COM	A/DIN1	A/DIN2	MUXOUT1	MUXOUT2	
L L	L H	+	+		+; -	- +	CH0	CH1 CH1	Differential
H	L H	+	+	<u> </u>	+ +	_·	CH0 CH1	COM COM	Single-Ended

Note: ADC12L030 does not have A/DIN1, A/DIN2, MUXOUT1 and MUXOUT2 pins.

Tables (Continued)

TABLE V. Mode Programming

ADC12L038	DIO	DI1	DI2	DI3	DI4	DI5	DI6	DI7	•		
ADC12L034	DIO	DI1	DI2		DI3	DI4	DI5	DI6	Mode Selected	DO Format	
ADC12L030 and ADC12L032	DIO	DI1			DI2	Di3	DI4	DI5	(Current)	(next Conversion Cycle)	
	See	Tables	II, III or	·IV	L	L	L	L	12 Bit Conversion	12 or 13 Bit MSB First	
	See	Tables	II, III or	·IV	L	L	L	Н	12 Bit Conversion	16 or 17 Bit MSB First	
	See	Tables	II, III or	·IV	L	L	Н	L	8 Bit Conversion	8 or 9 Bit MSB First	
	L	L	L	L	L	L	Н	Н	12 Bit Conversion of Full-Scale	12 or 13 Bit MSB First	
	See	Tables	II, III or	·IV	L	Н	L	L	12 Bit Conversion	12 or 13 Bit LSB First	
	See 7	Tables	II, III or	·IV	L	Н	L	Н	12 Bit Conversion	16 or 17 Bit LSB First	
	See	Tables	II, III or	·IV	L	Н	Н	L	8 Bit Conversion	8 or 9 Bit LSB First	
	L	L	L	L	L	Н	Н	Н	12 Bit Conversion of Offset	12 or 13 Bit LSB First	
	L	L	L	L	Н	L	L	L	Auto Cal	No Change	
	L	L	L	L	Н	L	L	Н	Auto Zero	No Change	
	L	L	L	L	Н	L	Н	L	Power Up	No Change	
	L	L	L	L	Н	L	Н	Н	Power Down	No Change	
	L	L	L	L	Н	Н	L	L	Read Status Register	No Change	
	L	L	L	L	Н	н	L	Н	Data Out without Sign	No Change	
	Н	L	L	L	Н	Н	L	Н	Data Out with Sign	No Change	
	L	L	L	L	Н	Н	Н	L	Acquisition Time—6 CCLK Cycles	No Change	
	L	Н	L	L	Н	Н	Н	L	Acquisition Time—10 CCLK Cycles	No Change	
	Н	L	L	L	Н	Н	Н	L	Acquisition Time—18 CCLK Cycles	No Change	
	Н	Н	L	L	Н	Н	Н	L	Acquisition Time—34 CCLK Cycles	No Change	
	L	L	L	L	Н	Н	Н	Н	User Mode	No Change	
	Н	х	X	x	Н	Н	Н	Н	Test Mode (CH1-CH7 become Active Outputs)	No Change	

Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first and user mode.

X = Don't Care

TABLE VI. Conversion/Read Data Only Mode Programming

CS	CONV	PD	Mode
L	L	L	See Table V for Mode
L	Н	L	Read Only (Previous DO Format) No Conversion
Н	Х	L	ldle
Х	х	Н	Power Down

X = Don't Care

Tables (Continued)

Status Bit Location	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8
Status Bit	PU	PD	Cal	8 or 9	12 or 13	16 or 17	Sign	Justification	Test Mode
	ł	Device Statu	8		DO C	Output Form	at Status		
Function	"High" indicates a Power Up Sequence is in progress	"High" indicates a Power Down Sequence is in progress	"High" indicates an Auto-Cal Sequence is in progress	"High" indicates an 8 or 9 bit format	"High" indicates a 12 or 13 bit format	"High" indicates a 16 or 17 bit format	"High" indicates that the sign bit is included. When "Low" the sign bit is not included.	When "High" the conversion result will be output MSB first. When "Low" the result will be output LSB first.	When "High" the device is in test mode. When "Low" the device is in user mode.

Application Hints

1.0 DIGITAL INTERFACE

1.1 Interface Concepts

The example in Figure 5 shows a typical sequence of events after the power is applied to the ADC12L030/2/4/8:




FIGURE 5. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the outout shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, the status can not be read during a conversion. If CS is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again.

Once it has been determined that the A/D has completed a conversion another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when $\overline{\text{CS}}$ is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. Not doing so will desynchronize the serial communication to the A/D (see Section 1.3).

1.2 Changing Configuration

The configuration of the ADC12L030/2/4/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the acquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. Figure 6 describes an example of changing the configuration of the ADC12L030/2/4/8.

During I/O sequence 1 the instruction on DI configures the ADC12L030/2/4/8 to do a conversion with 12-bit + sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. Table V describes the actual data neces-




FIGURE 6. Changing the ADC's Conversion Configuration

sary to be input to the ADC to accomplish this configuration modification. The next instruction, shown in *Figure 6*, issued to the A/D starts conversion N+1 with 8 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in Table I. In *Figure 6*, since 8-bit without sign MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 8. In the following I/O sequence the format changes to 12-bit without sine MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

1.3 CS Low Continuously Considerations

When \overline{CS} is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see 13 SCLK pulses for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format	DO Format					
8-Bit MSB or LSB First	SIGN OFF	8				
	SIGN ON	9				
12-Bit MSB or LSB First	SIGN OFF	12				
	SIGN ON	13				
16-Bit MSB or LSB first	SIGN OFF	16				
	SIGN ON	17				

If erroneous SCLK pulses desynchronize the communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving \overline{CS} low continuously.

The number of clock pulses required for an I/O exchange may be different for the case when \overline{CS} is left low continuously vs. the case when \overline{CS} is cycled. Take the I/O sequence detailed in *Figure 5* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low Continuously	CS Strobed
Auto Cai	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

1.4 Analog Input Channel Selection

The data input on DI also selects the channel configuration for a particular A/D conversion (see Tables II, III, IV and V). In *Figure 6* the only times when the channel configuration could be modified would be during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 6*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part	DI Data									
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7		
ADC12L030	L	Н	L	L	Н	L	Х	Х		
ADC12L032	L	H	L	L	Н	L	Х	Х		
ADC12L034	L	Н	L	L	.L	Н	L	Х		
ADC12L038	L	Н	L	L	L	L	Н	L		

Where X can be a logic high (H) or low (L).

1.5 Power Up/Down

The ADC may be powered down at any time by taking the PD pin HIGH or by the instruction input on DI (see Tables V and VI, and the Power Up/Down timing diagrams). When the ADC is powered down in this way the circuitry necessary for an A/D conversion is deactivated. The circuitry necessary for digital I/O is kept active. Hardware power up/down is controlled by the state of the PD pin. Software power up/ down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power down instruction is issued to the ADC while a hardware power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is disrupted. Therefore, the data output after power up cannot be relied on.

1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode. Test mode is used by the manufacturer to verify complete functionality of the device. During test mode CH0-CH7 become active outputs. If the device is inadvertently put into the test mode with CS low continuously, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If \overline{CS} is used in the serial interface, the ADC may be gueried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high the ADC is in test mode; when bit 9 is low the ADC is in user mode. As an alternative to cycling the power supply, an instruction sequence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using CS.

The following table lists the instructions required to return the device to user mode:

Instruction				DIC	ata			
mat detion	D10	DI1	DI2	DI3	DI4	DI5	DI6	DI7
TEST MODE	Ι	Х	Х	Х	Η	Η	Н	Н
RESET	L	L	L	ш	Ξ	Ŧ	Н	Ĺ
TEST MODE	٦	L	L	∟	Τ	L	Н	L
INSTRUCTIONS	L	L	L	J	Ι	الـ	Ι	Ι
USER MODE	L	L	L	L	Ι	Ι	Ξ	Τ
Power Up	L	L	L	L	H	L	Н	L
Set DO with or without Sign	H & L	L	L	L	Н	Н	L	н
Set Acquisition Time	H or L	H or L	L	L	Н	Н	x	L
Start	Н	Н	Η	Н		Н	Ξ	Ι
a Conversion	or L	or L	or L	or L	L	or L	or L	or L

X = Don't Care

After returning to user mode with the user mode instruction the power up, data with or without sign, and acquisition time instructions need to be resent to ensure that the ADC is in the required state before a conversion is started.

1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the $\overline{\text{CONV}}$ line is taken high during the I/O sequence. See the Read Data timing diagrams. Table VI describes the operation of the $\overline{\text{CONV}}$ pin.

2.0 DESCRIPTION OF THE ANALOG MULTIPLEXER

For the ADC12L038, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see Figure 7). The difference between the voltages on the $V_{\rm REF}^{+}$ and $V_{\rm REF}^{-}$ pins determines the input voltage span ($V_{\rm REF}$). The analog input voltage range is 0 to $V_{\rm A}^{+}$. Negative digital output codes result when $V_{\rm IN}^{-} > V_{\rm IN}^{+}$. The actual voltage at $V_{\rm IN}^{-}$ or $V_{\rm IN}^{+}$ cannot go below AGND.




FIGURE 7

CH0, CH2, CH4, and CH6 can be assigned to the MUX-OUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positive input; A/DIN2 is assigned as the negative input. (See *Figure 8*).




FIGURE 8

The Multiplexer assignment tables for the ADC12L030,2,4,8 (Tables II, III, and IV) summarize the aforementioned functions for the different versions of A/Ds.

2.1 Blasing for Various Multiplexer Configurations

Figure 9 is an example of biasing the device for single-ended operation. The sign bit is always low. The digital output range is 0 0000 0000 0000 to 0 1111 1111 1111. One LSB is equal to 610 μ V (2.5V/4096 LSBs).




FIGURE 9. Single-Ended Biasing

T1 /H/11830-46

For pseudo-differential signed operation the biasing circuit shown in Figure 10 shows a signal AC coupled to the ADC. This gives a digital output range of -4096 to +4095. With a 1.25V reference, as shown, 1 LSB is equal to 305 μ V. Although the ADC is not production tested with a 1.25V reference linearity error typically will not change more than 0.3 LSB. With the ADC set to an acquisition time of 10 clock periods the input biasing resistor needs to be 600Ω or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner, Increasing the acquisition time to 34 clock periods (with a

5 MHz CCLK frequency) would allow the 600Ω to increase to 6k, which with a 1 μ F coupling capacitor would set the high pass corner at 26 Hz. The value of R1 will depend on the value of R2.

An alternative method for biasing pseudo-differential operation is to use the $\pm 2.5 V$ from the LM9140 to bias any amplifier circuits driving the ADC as shown in *Figure 11*. The value of the resistor pull-up biasing the LM9140-2.5 will depend upon the current required by the op amp biasing circuitry.

Fully differential operation is shown in *Figure 12*. One LSB for this case is equal to (2.5V/4096) = 610 mV.




FIGURE 10. Pseudo-Differential Biasing with the Signal Source AC Coupled Directly into the ADC

2-505




FIGURE 11. Alternative Pseudo-Differential Biasing




FIGURE 12. Fully Differential Biasing

3.0 REFERENCE VOLTAGE

The difference in the voltages applied to the V_{REF}⁺ and V_{REF}⁻ defines the analog input span (the difference between the voltage applied between two multiplexer inputs or the voltage applied to one of the multiplexer inputs and analog ground), over which 4095 positive and 4096 negative codes exist. The voltage sources driving V_{REF}⁺ or V_{REF}⁻ must have very low output impedance and noise.

The ADC12L030/2/4/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the $V_{REF}{}^{+}$ pin is connected to $V_{A}{}^{+}$ and $V_{REF}{}^{-}$ is connected to ground. This technique relaxes the

system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input conditions. For absolute accuracy, where the analog input voltage varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced full-scale errors.

Below are recommended references along with some key specifications.

Part Number	Output Voltage Tolerance	Temperature Coefficient (max)
LM4041CIM3-Adj	±0.5%	±100ppm/°C
LM4040AIM3-2.5	±0.1%	±100ppm/°C
LM9140BYZ-2.5	±0.5%	±25ppm/°C
LM368Y-2.5	±0.1%	±20ppm/°C

The reference voltage inputs are not fully differential. The ADC12L030/2/4/8 will not generate correct conversions or comparisons if V_{REF}^{+} is taken below V_{REF}^{-} . Correct conversions result when V_{REF}^{+} and V_{REF}^{-} differ by 1V and remain, at all times, between ground and V_A^{+} . The V_{REF} common mode range, $(V_{REF}^{+} + V_{REF}^{-})/2$, is restricted to $(0.1 \times V_A^{+})$ to $(0.6 \times V_A^{+})$. Therefore, with $V_A^{+} = 3.3V$ the center of the reference ladder should not go below 0.33V or above 1.98V. Figure 13 is a graphic representation of the voltage restrictions on V_{REF}^{+} and V_{REF}^{-} .




FIGURE 13. V_{REF} Operating Range

4.0 ANALOG INPUT VOLTAGE RANGE

The ADC12L030/2/4/8's fully differential ADC generate a two's complement output that is found by using the equations shown below:

for (12-bit) resolution the Output Code =
$$\frac{(V_{IN}^+ - V_{IN}^-) (4096)}{(V_{REF}^+ - V_{REF}^-)}$$
for (8-bit) resolution the Output Code =
$$\frac{(V_{IN}^+ - V_{IN}^-) (256)}{(V_{REF}^+ - V_{REF}^-)}$$

Round off to the nearest integer value between -4096 to 4095 for 12-bit resolution and between -256 to 255 for 8-bit resolution if the result of the above equation is not a whole number.

Examples are shown in the table below:

V _{REF} +	V _{REF} -	V _{IN} +	V _{IN} -	Digital Output Code
+ 2.5V	+ 1V	+ 1.5V	0V	0,1111,1111,1111
+2.500V	0V	+ 2V	ov	0,1100,1100,1101
+2.500V	ΟV	+2.499V	+2.500V	1,1111,1111,1111
+2.500V	0V	0V	+2.500V	1,0000,0000,0000

5.0 INPUT CURRENT

At the start of the acquisition window (t_A) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CH0–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 kt/D. The A/DIN1 and A/DIN2 mux on resistance is typically 750 Ω .

6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources ($<600\Omega$), the input charging current will decay, before the end of the S/H's acquisition time of 2 μ s (10 CCLK periods with f_C = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be increased to 18 or 34 CCLK periods. For less ADC resolution and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N_c) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

12 Bit + Sign
$$N_C = [R_S + 2.3] \times f_C \times 0.824$$

8 Bit + Sign $N_C = [R_S + 2.3] \times f_C \times 0.57$

Where f_C is the conversion clock (CCLK) frequency in MHz and R_S is the external source resistance in $k\Omega$. As an exam-

ple, operating with a resolution of 12 Bits+sign, a 5 MHz clock frequency and maximum acquistion time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6 kΩ. The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/DIN pins.

The acquisition time (t_A) is started by a falling edge of SCLK and ended by a rising edge of CCLK (see Timing Diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore with asnychronous SCLK and CCLK the acquisition time will change from conversion to conversion.

7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01 μ F-0.1 μ F) can be connected between the analog input pins, CH0-CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.

9.0 POWER SUPPLIES

Noise spikes on the V_A^+ and V_D^+ supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The

minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 μF or greater paralleled with 0.1 μF monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the VA $^+$ and VD $^+$ supplies and placed as close as possible to these pins.

10.0 GROUNDING

The ADC12L030/2/4/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital ground planes. The digital ground plane is placed under all components that handle digital signals, while the analog ground plane is placed under all components that handle analog signals. The digital and analog ground planes are connected together at only one point, either the power supply ground or at the pins of the ADC. This greatly reduces the occurence of ground loops and noise.

Shown in *Figure 14* is the ideal ground plane layout for the ADC12L038 along with ideal placement of the bypass capacitors. The circuit board layout shown in *Figure 14* uses three bypass capacitors: 0.01 μ F (C1) and 0.1 μ F (C2) surface mount capacitors and 10 μ F (C3) tantalum capacitor.

11.0 CLOCK SIGNAL LINE ISOLATION

The ADC12L030/2/4/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Ground traces parallel to the clock signal traces can be used on printed circuit boards to reduce clock signal interference on the analog input/output pins.




FIGURE 14. Ideal Ground Plane for the ADC12L038

12.0 THE CALIBRATION CYCLE

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes ± 0.4 LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be necessary to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs Ambient Temperature" and "Zero Error Change vs Supply Voltage" in the Typical Performance Characteristics.)

14.0 DYNAMIC PERFORMANCE

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-to-noise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N \pm D) versus frequency curves. These curves will also give an indication of the full power bandwidth (the frequency at which the S/(N \pm D) or S/N drops 3 dB).

Effective number of bits can also be useful in describing the A/D's noise performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, which will yield an optimum S/N ratio given by the following equation:

$$S/N = (6.02 \times n + 1.8) dB$$

where n is the A/D's resolution in bits.

The effective bits of a real A/D converter, therefore, can be found by:


$$n(effective) = \frac{S/N(dB) - 1.8}{6.02}$$

As an example, this device with a ± 2.5 V, 10 kHz sine wave input signal will typically have a S/N of 78 dB, which is equivalent to 12.6 effective bits.

15.0 AN RS232 SERIAL INTERFACE

Shown below is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators and connected

to the ADC12L038's DI, SCLK, and DO pins, respectively. The D flip flop drive the $\overline{\text{CS}}$ control line.



TI /H/11830-45

Note: V_A+, V_D+, and V_{REF}+ on the ADC12L038 each have 0.01 μF and 0.1 μF chip caps, and 10 μF tantalum caps. All logic devices are bypassed with 0.1 μF caps. The DS14C335 has an internal DC-DC converter that generates the necessary TIA/EIA-232-E output levels from a 3.3V supply. There are four 0.47 μF capacitors required for the DC-DC converter that are not shown in the above schematic.

The assignment of the RS232 port is shown below

			B7	В6	B 5	B4	В3	B2	B1	В0
COM1	Input Address	3FE	х	х	х	CTS	х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	х	Х	ATS	DTR

A sample program, written in MicrosoftTM QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DIO first. Next the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CHO as the +input, CH1 as the -input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits. The part powers up with No Auto Cal, No Auto Zero,

10 CCLK Acquisition Time, 12-bit conversion, data out with sign, 12- or 13-bit MSB First, power up, and user mode. Auto Cal, Auto Zero, Power UP and Power Down instructions do not change these default settings. The following power up sequence should be followed:

- 1. Run the program
- Prior to responding to the prompt apply the power to the ADC12L038
- 3. Respond to the program prompts

It is recommended that the first instruction issued to the ADC12L038 be Auto Cal (see Section 1.1).

```
'variables DOL=Data Out word length, DI=Data string for A/D DI input.
          DO=A/D result string
'SET CS# HIGH
OUT &H3FC, (&H2 OR INP (&H3FC))
                                          'set RTS HIGH
OUT &H3FC, (&HFE AND INP (&H3FC))
                                          'SET DIR LOW
OUT &H3FC, (&HFD AND INP (&H3FC))
                                           'SET RTS LOW
OUT &H3FC, (&HEF AND INP (&H3FC))
                                           'set B4 low
LINE INPUT *DI data for ADC12038 (see Mode Table on data sheet)"; DI$
INPUT "ADC12038 output word length (8,9,12,13,16 or 17)"; DOL
'SET CS# HIGH
OUT &H3FC, (&H2 OR INP (&H3FC))
                                          'set RTS HIGH
OUT &H3FC, (&HFE AND INP (&H3FC))
                                         'SET DTR LOW
OUT &H3FC, (&HFD AND INP (&H3FC))
                                          'SET RTS LOW
'SET CS# LOW
OUT &H3FC, (&H2 OR INP (&H3FC))
                                          'set RTS HIGH
OUT &H3FC, (&H1 OR INP (&H3FC))
                                          'SET DTR HIGH
OUT &H3FC, (&HFD AND INP (&H3FC))
                                          'SET RTS LOW
DO$=""
                                          'reset DO variable
  OUT &H3FC, (&H1 OR INP (&H3FC))
                                          'SET DTR HIGH
 OUT &H3FC, (&HFD AND INP (&H3FC))
                                          'SCLK low
FOR N=1 TO 8
 Temp$=MID$(DI$,N,1)
  IF Temp$="0"THEN
   OUT &H3FC, (&H1 OR INP(&H3FC))
 ELSE OUT &H3FC, (&HFE AND INP (&H3FC))
 END IF 'out DI
  OUT &H3FC, (&H2 OR INP (&H3FC))
                                         'SCLK high
  IF (INP (&H3FE) AND 16)=16 THEN
   DO$=DO$+"O"
   ELSE
   DO$=DO$+"1"
                                          'Input D0
  OUT &H3FC, (&H1 OR INP (&H3FC))
                                          'SET DTR HIGH
 OUT &H3FC, (&HFD AND INP (&H3FC))
                                          'SCLK low
NEXT N
IF DOL>8 THEN
 FOR N=9 TO DOL
  OUT &H3FC,(&H1 OR INP (&H3FC))
                                          'SET DTR HIGH
 OUT &H3FC, (&HFD AND INP (&H3FC))
                                          'SCLK low
                                          'SCLK high
 OUT &H3FC,(&H2 OR INP (&H3FC))
 IF (INP(&H3FE) AND &H16)=&H16 THEN
   D0$=D0$+"0"
 ELSE
   DO$=DO$+"1"
 END IF
 NEXT N
END IF
                                         'SCLK low and DI high
OUT &H3FC, (&HFA AND INP(&H3FC))
FOR N=1 TO 500
NEXT N
INPUT "Enter "C" to convert else "RETURN" to alter DI data": s$
IF s$="C" OR s$="c" THEN
 GOTO 20
ELSE
 GOTO 10
END IF
END
```