

MOSFET

OptiMOS™FD Power-Transistor, 220 V

Features

- N-channel, normal level
- Fast Diode (FD) with reduced Q_{rr}
- Optimized for hard commutation ruggedness
- Very low on-resistance $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target application
- Halogen-free according to IEC61249-2-21





Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	220	V
$R_{DS(on),max}$	15.6	m Ω
I_D	72	A



Type / Ordering Code	Package	Marking	Related Links
IPB156N22NFD	PG-TO 263-3	156N22NF	-

¹⁾ J-STD20 and JESD22

Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	3
Electrical characteristics diagrams	5
Package Outlines	9
Revision History	10
Trademarks	10
Disclaimer	10

1 Maximum ratings

at $T_A=25\text{ °C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current	I_D	-	-	72 56	A	$T_C=25\text{ °C}$ $T_C=100\text{ °C}$
Pulsed drain current ¹⁾	$I_{D,pulse}$	-	-	288	A	$T_C=25\text{ °C}$
Avalanche energy, single pulse ²⁾	E_{AS}	-	-	400	mJ	$I_D=50\text{ A}$, $R_{GS}=25\text{ }\Omega$
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	300	W	$T_C=25\text{ °C}$
Operating and storage temperature	T_j, T_{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	0.3	0.5	K/W	-
Thermal resistance, junction - ambient, minimal footprint	R_{thJA}	-	-	62	K/W	-
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R_{thJA}	-	-	40	K/W	-

3 Electrical characteristics

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	220	-	-	V	$V_{GS}=0\text{ V}$, $I_D=1\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS}=V_{GS}$, $I_D=270\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	0.1 10	1 100	μA	$V_{DS}=176\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=25\text{ °C}$ $V_{DS}=176\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=125\text{ °C}$
Gate-source leakage current	I_{GSS}	-	1	100	nA	$V_{GS}=20\text{ V}$, $V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	12.9	15.6	m Ω	$V_{GS}=10\text{ V}$, $I_D=50\text{ A}$
Gate resistance	R_G	-	2.8	-	Ω	-
Transconductance	g_{fs}	60	119	-	S	$ V_{DS} >2 I_D R_{DS(on)max}$, $I_D=72\text{ A}$

¹⁾ See Diagram 3 for more detailed information

²⁾ See Diagram 13 for more detailed information

³⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance ¹⁾	C_{iss}	-	5210	6930	pF	$V_{GS}=0\text{ V}$, $V_{DS}=110\text{ V}$, $f=1\text{ MHz}$
Output capacitance ¹⁾	C_{oss}	-	343	456	pF	$V_{GS}=0\text{ V}$, $V_{DS}=110\text{ V}$, $f=1\text{ MHz}$
Reverse transfer capacitance	C_{rss}	-	6.2	-	pF	$V_{GS}=0\text{ V}$, $V_{DS}=110\text{ V}$, $f=1\text{ MHz}$
Turn-on delay time	$t_{d(on)}$	-	15	-	ns	$V_{DD}=110\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=36\text{ A}$, $R_{G,ext}=1.6\ \Omega$
Rise time	t_r	-	15	-	ns	$V_{DD}=110\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=36\text{ A}$, $R_{G,ext}=1.6\ \Omega$
Turn-off delay time	$t_{d(off)}$	-	45	-	ns	$V_{DD}=110\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=36\text{ A}$, $R_{G,ext}=1.6\ \Omega$
Fall time	t_f	-	15	-	ns	$V_{DD}=110\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=36\text{ A}$, $R_{G,ext}=1.6\ \Omega$

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	25	-	nC	$V_{DD}=110\text{ V}$, $I_D=72\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate to drain charge	Q_{gd}	-	9.4	-	nC	$V_{DD}=110\text{ V}$, $I_D=72\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Switching charge	Q_{sw}	-	19	-	nC	$V_{DD}=110\text{ V}$, $I_D=72\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge total ¹⁾	Q_g	-	66	87	nC	$V_{DD}=110\text{ V}$, $I_D=72\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate plateau voltage	$V_{plateau}$	-	4.8	-	V	$V_{DD}=110\text{ V}$, $I_D=72\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Output charge ¹⁾	Q_{oss}	-	153	203	nC	$V_{DD}=110\text{ V}$, $V_{GS}=0\text{ V}$

Table 7 Reverse diode³⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	72	A	$T_C=25\text{ °C}$
Diode pulse current ⁴⁾	$I_{S,pulse}$	-	-	288	A	$T_C=25\text{ °C}$
Diode hard commutation current ¹⁾	$I_{S,hard}$	-	-	144	A	$T_C=25\text{ °C}$, $di_F/dt=1500\text{ A}/\mu\text{s}$
Diode forward voltage	V_{SD}	-	0.91	1.2	V	$V_{GS}=0\text{ V}$, $I_F=72\text{ A}$, $T_j=25\text{ °C}$
Reverse recovery time	t_{rr}	-	140	-	ns	$V_R=100\text{ V}$, $I_F=50\text{ A}$, $di_F/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}	-	340	-	nC	$V_R=100\text{ V}$, $I_F=50\text{ A}$, $di_F/dt=100\text{ A}/\mu\text{s}$

¹⁾ Define by design. Not subject to production test

²⁾ See "Gate charge waveforms" for parameter definition

³⁾ Maximum allowed hard-commutated current through diode at $di_F/dt=1500\text{ A}/\mu\text{s}$

⁴⁾ Diode pulse current is defined by thermal and/or package limits

4 Electrical characteristics diagrams







Diagram 5: Typ. output characteristics




$I_D = f(V_{DS})$; $T_j = 25\text{ °C}$; parameter: V_{GS}

Diagram 6: Typ. drain-source on resistance




$R_{DS(on)} = f(I_D)$; $T_j = 25\text{ °C}$; parameter: V_{GS}

Diagram 7: Typ. transfer characteristics




$I_D = f(V_{GS})$; $|V_{DS}| > 2|I_D|R_{DS(on)max}$; parameter: T_j

Diagram 8: Typ. forward transconductance




$g_{fs} = f(I_D)$; $T_j = 25\text{ °C}$

Diagram 9: Drain-source on-state resistance




$R_{DS(on)}=f(T_j)$; $I_D=50\text{ A}$; $V_{GS}=10\text{ V}$

Diagram 10: Typ. gate threshold voltage




$V_{GS(th)}=f(T_j)$; $V_{GS}=V_{DS}$; parameter: I_D

Diagram 11: Typ. capacitances




$C=f(V_{DS})$; $V_{GS}=0\text{ V}$; $f=1\text{ MHz}$

Diagram 12: Forward characteristics of reverse diode




$I_F=f(V_{SD})$; parameter: T_j

Diagram 13: Avalanche characteristics




$I_{AS}=f(t_{AV})$; $R_{GS}=25 \Omega$; parameter: $T_{j(start)}$

Diagram 14: Typ. gate charge




$V_{GS}=f(Q_{gate})$; $I_D=72$ A pulsed; parameter: V_{DD}

Diagram 15: Drain-source breakdown voltage



$V_{BR(DSS)}=f(T_j)$; $I_D=1$ mA

Gate charge waveforms



5 Package Outlines




Figure 1 Outline PG-TO 263-3, dimensions in mm/inches

Revision History

IPB156N22NFD

Revision: 2017-06-19, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2017-06-19	Release of final version

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

erratum@infineon.com

Published by

Infineon Technologies AG

81726 München, Germany

© 2017 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.