Switch-mode Power Rectifier 100 V, 40 A

MBR41H100CT, NRVBB41H100CT Series

Features and Benefits

- Low Forward Voltage: 0.67 V @ 125°C
- Low Power Loss/High Efficiency
- High Surge Capacity
- 175°C Operating Junction Temperature
- 40 A Total (20 A Per Diode Leg)
- Guard-Ring for Stress Protection
- NRVBB Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant
- MBR41H100CTH and MBRB41H100CT-1H are Halide-Free

Applications

- Power Supply Output Rectification
- Power Management
- Instrumentation


Mechanical Characteristics:

- Case: Epoxy, Molded
- Epoxy Meets UL 94 V-0 @ 0.125 in
- Weight (Approximately): 1.9 Grams (TO-220)
 - 1.7 Grams (D²PAK–3) 1.5 Grams (TO–262)
- Finish: All External Surfaces Corrosion Resistant and Terminal Leads are Readily Solderable
- Lead Temperature for Soldering Purposes: 260°C Max. for 10 Seconds



ON Semiconductor®

www.onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MAXIMUM RATINGS (Per Diode Leg)

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V _{RRM} V _{RWM} V _R	100	V
Average Rectified Forward Current (Rated V_R) T_C = 150°C	I _{F(AV)}	20	А
Peak Repetitive Forward Current (Rated V _R , Square Wave, 20 kHz) T _C = 145°C	I _{FRM}	40	А
Nonrepetitive Peak Surge Current (Surge applied at rated load conditions halfwave, single phase, 60 Hz)	I _{FSM}	350	А
Operating Junction Temperature (Note 1)	TJ	+175	°C
Storage Temperature	T _{stg}	-65 to +175	°C
Voltage Rate of Change (Rated V _R)	dv/dt	10,000	V/µs
Controlled Avalanche Energy (see test conditions in Figures 10 and 11)	W _{AVAL}	400	mJ
ESD Ratings: Machine Model = C Human Body Model = 3B		> 400 > 8000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. The heat generated must be less than the thermal conductivity from Junction-to-Ambient: $dP_D/dT_J < 1/R_{\theta JA}$.


THERMAL CHARACTERISTICS (Per Diode Leg)


Characteristic	Symbol	Value	Unit
Maximum Thermal Resistance Junction-to-Case Junction-to-Ambient	${\sf R}_{ heta {\sf JC}} \ {\sf R}_{ heta {\sf JA}}$	2.0 70	°C/W

ELECTRICAL CHARACTERISTICS (Per Diode Leg)

Characteristic	Symbol	Value	Unit
	۷F	0.80 0.67 0.90 0.76	V
Maximum Instantaneous Reverse Current (Note 2) (Rated DC Voltage, $T_C = 125^{\circ}C$) (Rated DC Voltage, $T_C = 25^{\circ}C$)	i _R	10 0.01	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Pulse Test: Pulse Width = $300 \ \mu$ s, Duty Cycle $\leq 2.0\%$.










Figure 8. Thermal Response Junction-to-Ambient




Figure 9. Thermal Response Junction-to-Case




Figure 10. Test Circuit

The unclamped inductive switching circuit shown in Figure 10 was used to demonstrate the controlled avalanche capability of this device. A mercury switch was used instead of an electronic switch to simulate a noisy environment when the switch was being opened.

When S_1 is closed at t_0 the current in the inductor I_L ramps up linearly; and energy is stored in the coil. At t_1 the switch is opened and the voltage across the diode under test begins to rise rapidly, due to di/dt effects, when this induced voltage reaches the breakdown voltage of the diode, it is clamped at BV_{DUT} and the diode begins to conduct the full load current which now starts to decay linearly through the diode, and goes to zero at t_2 .

By solving the loop equation at the point in time when S_1 is opened; and calculating the energy that is transferred to the diode it can be shown that the total energy transferred is equal to the energy stored in the inductor plus a finite amount of energy from the V_{DD} power supply while the diode is in breakdown (from t_1 to t_2) minus any losses due to finite component resistances. Assuming the component resistive




Figure 11. Current–Voltage Waveforms

elements are small Equation (1) approximates the total energy transferred to the diode. It can be seen from this equation that if the V_{DD} voltage is low compared to the breakdown voltage of the device, the amount of energy contributed by the supply during breakdown is small and the total energy can be assumed to be nearly equal to the energy stored in the coil during the time when S₁ was closed, Equation (2).

EQUATION (1):

$$W_{AVAL} \approx \frac{1}{2} LI_{LPK}^{2} \left(\frac{BV_{DUT}}{BV_{DUT}V_{DD}} \right)$$

EQUATION (2):

$$W_{AVAL} \approx \frac{1}{2} U_{LPK}^2$$


ORDERING INFORMATION

Device	Package	Shipping [†]
MBR41H100CTG	TO-220 (Pb-Free)	50 Units / Rail
MBR41H100CTH	TO-220 (Halide-Free)	50 Units / Rail
MBRB41H100CT-1G	I ² PAK (Pb–Free)	50 Units / Rail
MBRB41H100CT–1H (In Development)	I ² PAK (Halide–Free)	50 Units / Rail
MBRB41H100CTT4G	D ² PAK 3 (Pb–Free)	800 Units / Tape & Reel
NRVBB41H100CTT4G*	D ² PAK 3 (Pb–Free)	800 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *NRVBB Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and

PPAP Capable.






STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	BASE	PIN 1.	GATE	PIN 1.	ANODE	PIN 1.	GATE
2.	COLLECTOR	2.	DRAIN	2.	CATHODE	2.	COLLECTOR
3.	EMITTER	3.	SOURCE	3.	ANODE	3.	EMITTER
4.	COLLECTOR	4.	DRAIN	4.	CATHODE	4.	COLLECTOR

DOCUMENT NUMBER:	98ASB16716C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	I ² PAK (TO-262)		PAGE 1 OF 1		
ON Semiconductor and Mare trademarks of Semiconductor Components Industries. LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. GATE	PIN 1. CATHODE	PIN 1. NO CONNECT
2. COLLECTOR	2. DRAIN	2. CATHODE	2. COLLECTOR	2. ANODE	2. CATHODE
3. EMITTER	SOURCE	3. ANODE	3. EMITTER	3. CATHODE	3. ANODE
4. COLLECTOR	4. DRAIN	4. CATHODE	4. COLLECTOR	4. ANODE	4. CATHODE


MARKING INFORMATION AND FOOTPRINT ON PAGE 2

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: D ² PAK 3 PAGE 1 OF 2						
ON Semiconductor reserves the righ the suitability of its products for any p	ON Semiconductor and 🔊 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

D²PAK 3 CASE 418B-04 ISSUE L


DATE 17 FEB 2015

GENERIC MARKING DIAGRAM*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: D ² PAK 3 PAGE 2 OF					
ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales