

DS33Z44DK Ethernet Transport Design Kit

www.maxim-ic.com


GENERAL DESCRIPTION

The DS33Z44 design kit is an easy-to-use evaluation board for the DS33Z44 Ethernet transport-over-serial link device. The DS33Z44DK is intended to be used with a resource card for the serial link. The serial link resource cards are complete with transceivers, transformers, and network connections. Dallas' ChipView software is provided with the design kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status.

Windows is a registered trademark of Microsoft Corp.

ORDERING INFORMATION

PART	DESCRIPTION
DS33Z44DK	DS33Z44 demo card, T3/E3, T1/E1 transceiver resource card included



FEATURES

- Demonstrates Key Functions of DS33Z44 Ethernet Transport Chipset
- Includes Two Resource Cards: One with DS21458 T1/E1 SCT and one with DS3174 T3/E3 SCT, Transformers, BNC and RJ48 Network Connectors, and Termination
- Provides Support for Hardware and Software Modes
- On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33Z44 Register Set
- All DS33Z44 Interface Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-of-Signal, Queue Overflow, Ethernet Link, Tx/Rx, and Interrupt Status
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DESIGN KIT CONTENTS

- DS33Z44DK Main Board
- Quad-Port Serial Card with DS21458 T1/E1 SCT
- Quad-Port Serial Card with DS3174 T3/E3 SCT
- CD_ROM
 - ChipView Software and Manual
 - DS33Z44DK Data Sheet
 - Configuration Files




TABLE OF CONTENTS

GENERAL DESCRIPTION	1
ORDERING INFORMATION	1
DESIGN KIT CONTENTS	1
COMPONENT LIST	3
PC BOARD ERRATA	10
FILE LOCATIONS	10
BASIC OPERATION	11
POWERING UP THE DESIGN KIT	11
<i>General</i>	11
BASIC DS33Z44 INITIALIZATION (USED FOR ALL QUICK SETUPS)	11
<i>Quick Setup #1 (Device Driver + CPLD Loopback)</i>	11
<i>Quick Setup #2 (DS3174 T3E3)</i>	12
<i>Quick Setup #3 (DS21458 T1E1)</i>	12
CONFIGURATION SWITCHES AND JUMPERS	13
ADDRESS MAP (ALL CARDS)	15
DS33Z44 INFORMATION	15
DS33Z44DK INFORMATION	15
TECHNICAL SUPPORT	15
DOCUMENT REVISION HISTORY	15
SCHEMATICS	16

LIST OF FIGURES

Figure 1. System Floorplan.....	8
Figure 2. DS3174 Resource Card Floorplan.....	8
Figure 3. DS21458 Resource Card Floorplan.....	9

LIST OF TABLES

Table 1. Component List (Decoupling Caps Not Shown).....	3
Table 2. Main Board PC Board Configuration.....	13
Table 3. DS3174 Serial Reference Card Jumper Settings.....	14
Table 4. Overview of Daughter Card Address Map.....	15

COMPONENT LIST

[Table 1](#) shows the component list for the DS33Z44 and DS33Z11/DS33Z41 design kits and resource cards. This BOM contains the part listing for five boards. These boards are the DS33Z11DK, DS33Z44DK, DS21458RC, DS3174RC, and DS2155-DS21348-DS3170RC. Each reference designator is only used once. For example, U18 only appears on the DS33Z11DK and is not used on any of the other boards. See [Table 2](#).

Table 1. Component List (Decoupling Caps Not Shown)

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
U18	1	ELITE 10/100 ETHERNET TRANSPORT OVER SERIAL LINK 14X14 CSBGA 169 PIN	Dallas Semiconductor	DS33Z11
U20	1	3.3V T1.E1.J1 QUAD TRANSCEIVER 0-70C 256P BGA	Dallas Semiconductor	DS21458
U22	1	QUAD 10/100 ETHERNET EXTENSION TO WAN 17X17 PBGA 266 PIN	Dallas Semiconductor	DS33Z44
U23	1	DS3/E3 SCT, 14X11 CSBGA, 100 PIN	Dallas Semiconductor	DS3170
U24	1	T1/E1/J1 XCVR 100P QFP 0-70C	Dallas Semiconductor	DS2156L
U25	1	3.3V LIU	Dallas Semiconductor	DS21348
UB08	1	QUAD TRIPLE DUAL SINGLE ATM PACKET PHYS FOR DS3 E3 STS1 0-70C 400P BGA	Dallas Semiconductor	DS3184
U01, U09	2	SOIC 8PIN STEP-UP DC-DC CONVERTER 0.5A LIMIT	Maxim	MAX1675EUA
U07, U11	2	8-Pin μ MAX/SOIC 1.8V or Adj	Maxim	MAX1792EUA18
U13, UB01	2	MICROPROCESSOR VOLTAGE MONITOR, 2.93V RESET, 4PIN SOTT143	Maxim	MAX811SEUS-T
U21, UB07	2	Dual RS-232 transceivers with 3.3V/5V internal capacitors	MAXIM	NA
U31, UB06, UB11	3	8-Pin μ MAX/SOIC 2.5V or Adj	Maxim	MAX1792EUA25
C11, C13, C16, C25, C27, C31-C35, C37, C41, C47, CB10, CB63, CB114, CB128, CB164, CB496	19	1206 CERAM 10UF 10V 20%	Panasonic	ECJ-3YB1A106M
CB390, CB391, CB395, CB396	4	1206 CERAM 0.1uF 25V 10%	Panasonic	ECJ-3VB1E104K
D01-D03, D05, DB03-DB05	7	SCHOTTKY DIODE, 1 AMP 40 VOLT	International Rectifier	10BQ040
DS01, DS07, DS10-DS12, DS17, DS20	7	LED, AMBER, SMD	Panasonic	LN1451C
DS02, DS03, DS09, DS14, DS15	5	L_LED, GREEN, SMD	Panasonic	LN1351C
DS04-DS06, DS08, DS13, DS16, DS18, DS27, DS28, DS35, DS37, DS38, DS40	13	LED, RED, SMD	Panasonic	LN1251C
DS19, DS43	2	LED, GREEN, SMD	Panasonic	LN1351C
DS21-DS26, DS30, DS32-DS34, DS36, DS39, DS41, DS42, DS44-DS48	19	L_LED, RED, SMD	Panasonic	LN1251C
GND_TP01-GND_TP07, GND_TP09-GND_TP44, GND_TP46-GND_TP68, GND_TP801-GND_TP810	76	STANDARD GROUND CLIP	KEYSTONE	4954
H1-H8, H17-H19	8	KIT, 4-40 HARDWARE, .50 NYLON STANDOFF AND NYLON HEX-NUT	NA	Lab Stock

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
H9-H16	16	KIT, 4-40 HARDWARE, 1.12 NYLON STANDOFF AND NYLON HEX-NUT (1.12 STANDOFF PN = 4807K-ND)	NA	Lab Stock
J01-J05	5	CONNECTOR, FASTJACK SINGLE, 8 PIN	Halo Electronics	HFJ11-2450E
J06, J41	2	100 MIL 2*7 POS JUMPER	NA	Lab Stock
J07-J12	6	RECEPTACLE, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	5-179010-6
J13-J22	10	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT DO NOT POPULATE	NA	Lab Stock
J23, J29, J32, J38, J39, J43, J44, J47, JB07	9	L_TERMINAL STRIP, SHROUDED, 10 PIN, DUAL ROW, VERT	3M Electronics	2510-6002UB
J24, J30, J31, J33	4	100 MIL 2 POS JUMPER	NA	Lab Stock
J25, J26, J45, J46	4	TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	NA	Lab Stock
J27, J42	2	CONN 50 PIN, 2 ROW, POSTS VERT, MOTHERBOARD FOOTPRINT	SAMTEC	TSW-125-07-T-D
J28, J36	2	L_CONN, DB9 RA, LONG CASE	AMP	747459-1
J48, J54, JB01	3	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	Mouser Electronics	164-6218
J49-J52	4	CONNECTOR BNC 75 OHM VERTICAL 5PIN	Cambridge	CP-BNCP-C-004
J53, JB02, JB08	3	SOCKET, BANANA PLUG, HORIZONTAL, RED	Mouser Electronics	164-6219
J55, JB11	2	L_RJ48 8 PIN SINGLE PORT CONNECTOR	MOLEX	15-43-8588
J56-J59, J61, J63	6	CONNECTOR BNC 75 OHM RA 5PIN	Trompetor	UCBJR220
J60, J62, J64, J65	4	CONNECTOR BNC RA 5PIN	Trompetor	UCBJR220
JB05, JB06, JB09, JB10, JB13, JB14	6	PLUG, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	179031-6
JB12	1	RA RJ45 8PIN 4PORT JACK	MOL	43223-8140
JP01-JP19	19	100 MIL 3 POS JUMPER	NA	NA
L01, L03-L08, LB01, LB02	9	FERRITE 3A 100 OHM AT 100 MHZ 1206 SMD	Steward	HI1206N101R-00
L02, L09	2	INDUCTOR 22.0uH 2PIN SMT 20%	Coiltronics	UP1B-220
L10	1	XFMR 1-2CT XMIT, 1-1CT RCV, 40P WIDE SOIC	Pulse	T1068
R01, R02, RB10, RB11, RB18, RB19, RB22, RB23, RB26, RB27	10	RES 0603 54.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF54R9V
R03, R04, RB12, RB13, RB20, RB21, RB24, RB25, RB28, RB29	10	RES 0603 49.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF49R9V
R05, R06, R08, R09, R11	5	RES 0603 10.0K Ohm 1/16W 1% - Must be 1% tolerance	Panasonic	ERJ-3EKF1002V
R07, R12, R16, R79, R160, R244, R248, R250, R251, R254, R255, RB126, RB143, RB147, RB150, RB157	16	RES 0603 1.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ102V
R10, R107	2	RES 1206 5.6 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ5R6V
R132, R137, R142, R144, R156, RB194, RB208, RB227	8	L_RES 0603 0 Ohm 1/16W 1%	AVX	CJ10-000F

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R13-R15, R18-R20, R22, R23, R29, R30, RB01, RB03, RB07, RB09, RB15-RB17, RB30-RB32, RB34-RB38, RB41, RB44, RB47, RB48, RB50-RB52, B55, RB60, RB62, RB72, RB73, RB75, RB80, RB82	40	RES 0603 5.1K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ512V
R17, R21, R25-R28, R31, R55, R57-R59, R71, R74-R76, R83, R96-R102, R105, R106, R109, R111, R112, R115-R117, R120, R122-R126, R128, R133, R134, R140, R141, RB61, RB96, RB97, RB99, RB100, RB102-RB110, RB112, RB114-RB119, RB121, RB123-RB125, RB127, RB128, RB130, RB131, RB133, RB135-RB138, RB145, RB148, RB149, RB160, RB161, RB164, RB165, RB167-RB171, RB173-RB181, RB184, RB187, RB311, RB320, RB335, RB339, RB359	104	RES 0603 30 Ohm 1/16W	Panasonic	ERJ-3GEYJ300V
R171, R172, R174, R175, R190, R191, R240, R241	8	L_RES 0805 0.0 Ohm 1/10W 5%	Panasonic	ERJ-6GEY0R00V
R198-R200, R210-R213, RB306, RB325, RB326	10	RES 0603 332 Ohm 1/16W 1%	Panasonic	ERJ-3EKF3320V
R201-R208, RB321-RB324, RB327-RB330	16	RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ0R00V
R239, RB349	2	RES 0805 51.1 Ohm 1/10W 1%	Panasonic	ERJ-6ENF51R1V
R24, R114, R197, RB14, RB33, RB40, RB42, RB43, RB49, RB53, RB54, RB57-RB59, RB71, RB77, RB78, RB152-RB156, RB221, RB234, RB251, RB284, RB304, RB331, RB332, RB342, RB344, RB350, RB354, RB360	34	L_RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R242, R243, RB144, RB166, RB355-RB358, RB368-RB371	12	RES 0603 51 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ510V
R32, R70, R78, R161, R176, R194, R195, R237, R238, RB129, RB134, RB146, RB193	13	RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R33-R54, R60-R69, R72, R73, R131, R136, R143, R147, R150, R154, R158, R163, R166, R169, R173, R178-R189, R215-R228, RB89-RB95, RB101, RB188-RB191, RB196-RB199, RB202-RB205, RB210-RB213, RB216-RB219, RB223-RB226, RB230-RB233, RB239-RB242, RB244-RB249, RB252-RB260, RB265-RB268, RB270-RB282, RB289-RB297	152	RES 0402 30 Ohm 1/16W 5%	Panasonic	ERJ-2GEJ300X
R56, R90	2	RES 0603 1.0M Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ105V
R77, RB159	2	L_RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ0R00V
R80, R81, R84, R87, R89, R91-R93, R95, R108, R110, R118, R127, R152, R153, R196, R209, R214, R229-R236, RB200, RB237, RB238, RB263, RB264, RB286, RB287, RB300, RB301, RB333, RB364	37	RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R85, R88, R94, R104, R113, RB02, RB04-RB06, RB08, RB39, RB45, RB46, RB56, RB63-RB70, RB76, RB83, RB98, RB183, RB185, RB192, RB209, RB228, RB302, RB303, RB305, RB338, RB340, RB341, RB346-RB348, RB351-RB353, RB361-RB363, RB365-RB367	48	RES 0603 2.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ202V
R86, R103, R119, R121, R129, R130, R135, R138, R139, R145, R146, R149, R151, R157, R162, R164, R167, R168, R170, R177, R192, R193, R245-R247, R249, R252, R253, R256, R257, RB74, RB79, RB132, RB139-RB141, RB151, RB162, RB163, RB172, RB182, RB186, RB206, RB207, RB214, RB215, RB220, RB222, RB229, RB235, RB236, RB243, RB250, RB261, RB262, RB269, RB308-RB310, RB343, RB345	61	L_RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V
RB201, RB285	2	RES 0805 330 Ohm 1/10W 5%	Panasonic	ERJ-6GEYJ331V
RB283	1	RES 0603 10K Ohm 1/10W 5% - SEE SPECIAL INSTRUCTIONS	Panasonic	603_ERJ-3GEYJ103V
RB298, RB299, RB312-RB319, RB336, RB337	12	RES 0805 61.9 Ohm 1/10W 1%	Panasonic	ERJ-6ENF61R9V
RB81, RB84-RB88, RB111, RB113, RB120, RB122	10	RES 0603 DO NOT POPULATE	NA	NA
SW01-SW05, SW08-SW21, SW24-SW26, SW29-SW31, SW33-SW44	37	L_SWITCH, SP3T SLIDE, 4PIN TH	Tyco	3-1437575-3
SW06, SW22	2	L_SWITCH 8POS 16PIN DIP LOW PROFILE	AMP	435668-7
SW07, SW23	2	SWITCH MOM 4PIN SINGLE POLE	Panasonic	EVQPAE04M
SW27, SW28, SW32	3	L_DIPSWITCH, 10 POS	AMP	435668-9
T01, T03	2	XFMR 16P SMT	Pulse	TX1099
T02, TB01	2	XFMR, OCTAL T3/E3, 1 TO 2, SMT 32 PIN	Pulse	T3049
TP01-TP78, TPB01, TPB02	80	TESTPOINT, 1 PLATED HOLE, DO NOT STUFF	NA	NA
U02-U06	5	IC, DsPHYTER11-SINGLE 10/100 ETHERNET TRANSCIVER, 65 PIN LLP	National Semiconductor	DP93847ALQAS6A
U08, U12, U29	3	1MBit Flash based config mem	Avnet	XCF01SV020C
U10	1	XILINX SPARTAN xc200 2.5V FPGA,256 PIN BGA	Xilinx	XC2S200-5FG256C
U14, U26, U30, UB05	4	CYPRESS SRAM, LAB STOCK	NA	NA
U15, U19	2	mmc2107 processor	Motorola	MMC2107
U16, U27	2	XILINX SPARTAN 2.5V FPGA,256 PIN BGA	Xilinx	XC2S50-5FG256C
U17, U28, U32	3	10 pin res pack, 10K ohm	NA	NA
UB02, UB03, UB04	3	100 PIN CPLD	XILINX	XC95144XL-10TQ100C
UB09, UB10	2	SYNCHRONOUS DRAM, 1MEGX32X4 BANKS, TSOP 86 PIN	Micron	MT48LC4M32B2TG-7

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
UX01-UX12, UXB02-UXB04, UXB06-UXB08	18	HIGH SPEED BUFFER	Fairchild	NC7SZ86
UXB01, UXB05	2	HIGH SPEED INVERTER	Fairchild	NC7SZ86
X01, X02	2	XTAL LOW PROFILE 8.0MHZ	ECL	EC-1-8.000M
Y01, Y09	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 25.000 MHZ, Low Jitter required for PHY	SaRonix	NTH089AA3- 25.000
Y02, Y13	2	SPI SERIAL EEPROM 16K 8 PIN DIP 2.7V NEEDS SOCKET	Atmel	AT25160A-10PI- 2.7
Y03	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480
Y05, Y06	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 100.000 MHZ	SaRonix	NTH089A3- 100.0000
Y07	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 44.736 MHZ	SaRonix	NTH089AA3- 44.736
Y08	1	OSCILLATOR, CRYSTAL CLOCK, 5.0V - 44.736 MHZ	SaRonix	NTH089AA- 44.736
YB02	1	L_ OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480

Figure 1. System Floorplan





Figure 2. DS3174 Resource Card Floorplan



The DS3174 quad T3/E3 PC board floorplan is shown in [Figure 2](#). Jumpers JP16, JP17, JP18, and JP19 are 3-pin jumpers used to tri-state/enable T3/E3 ports. With the board oriented as shown in Figure 2, the top 2 pins of each jumper would be connected to enable T3/E3 traffic.


A 2-pin jumper, JP24, has been added to allow loopback. When installed, the board is in loopback at the CPLD; all traffic sent by the DS33Z44 is then sent back to the Z44. Traffic sent by the DS3174 is ignored in CPLD loopback mode.

The quad T3/E3 board is intended to be connected to the DS33Z11 or DS33Z44 motherboards. The quad T3/E3 board can be used with the quad T1/E1 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.

[Figure 3](#) shows the DS21458 quad T1/E1 PC board floorplan. The current configuration is to populate oscillators for MCLK1 with a 2.048MHz oscillator. Testpoints for port 3 and port 4 are provided on the WAN card, and testpoints for ports 1 and 2 are provided on the motherboard.

The quad T1/E1 board can be used with the quad T3/E3 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.

Figure 3. DS21458 Resource Card Floorplan



PC BOARD ERRATA

- Silk screen for the serial resource card has V_{cc} and ground indicators pointing the wrong direction for configuration switches SW27, SW28, and SW32. This should be corrected with an adhesive label.
- Signal descriptions for JTAG connector are incorrect on the Quad T1E1 card. This should be corrected with an adhesive label.
- In the PCB layout the transformer TX primary is on the wrong side (creating a 2:1 winding instead of a 1:2). This has been corrected in the schematic; the PCB / assembly has been modified to correct this.

FILE LOCATIONS

This design kit relies upon several supporting files, which are provided on the CD and are available as a zip file from the Maxim website at www.maxim-ic.com/DS333Z44DK.

All locations are given relative to the top directory of the CD/zip file.

- DS333Z44 register definition files and configuration files:
 - .cfg_demo_gui\DS333Z44_cfg_demo_gui\DS333Z44.def
 - .DS333Z44_cfg_demo_gui\SU_LL_PORT4.def (def files for port 3, 2, 1 not shown)
 - .DS333Z44_cfg_demo_gui\basic_config.mfg
- DS21458 register definition files and configuration files:
 - .DS333Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC.def
 - .DS333Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC_FPGA.def
 - .DS333Z44_cfg_demo_gui\Qt1e1_DS21458\e1_gapclk_crc4_hdb3_nocas.ini
 - .DS333Z44_cfg_demo_gui\Qt1e1_DS21458\gapclk_DS21458_T1_ESF_LBO0.ini
- DS3174 register definition files and configuration files:
 - .DS333Z44_cfg_demo_gui\Qt3e3_DS3184\ds3184_evbrd_reduced.def
 - 14 other low level def files
 - .DS333Z44_cfg_demo_gui\Qt3e3_DS3184\84_t3_sct_needscocaxlb.mfg

BASIC OPERATION

Powering Up the Design Kit

- Attach resource card to main board.
- Connect PCB 3.3V and GND banana plugs to power supply. At power-up the system should draw approximately 1A.
- Set switches for software mode as described in [Table 2](#) (short description follows).
 - Top left bank: All low, except for MODECO, which is high.
 - Top right bank: A2, A1, A0 in mid position, SCANTRI low
 - Bottom Bank: All high (AFCS, FULLDS, H1OS)

General

- Upon power-up, the processor FPGA Status LEDs (DS19 green) will be lit. Interrupt LEDs (DS42 red) will not be lit. DS33Z44 Queue overflow LEDs (DS45, DS46, DS47, DS48 red) will not be lit. PHY LINK LED (DS02, DS03, DS14 green) should be lit if the Ethernet is connected.

Following are several basic system initializations.

Basic DS33Z44 Initialization (Used for All Quick Setups)

This section covers four basic methods for configuring the Z44. Any one of these initializations can be used with the following Quick Setup examples:

1. Upon power-up, the on-board device driver provides a basic configuration for the DS33Z44 and attached serial cards. This enables traffic to pass from the Ethernet port to the serial port. Consult the device driver documentation for further details. Device driver behavior is dependant upon Jumper settings, which are detailed in [Table 2](#).
2. Register-Based Configuration. Launch ChipView.exe and select *Register View*. When prompted for a definition file, pick the file named **DS33Z44.def**. After the definition file loads, go to the File menu and select *File→Memory Config File→Load .MFG file*. When prompted, select the file named **4Portsbasic_config.mfg**.
3. Hardware Mode. Set switches as described in the section for powering up the design kit, then change the following: HWMODE←3.3V, A0←3.3V, A1←3.3V, A2←0V. This sets the part for LSB first, scrambling off, HDLC encapsulated. At this point traffic will pass from the Ethernet port to the serial port. In this mode broadcast frames are not passed (i.e., ping).
EEPROM mode is available with the DK, but is beyond the scope of this manual.
- 4.

Quick Setup #1 (Device Driver + CPLD Loopback)

- On the serial resource card install jumper 24. Jumpers JP16–JP19 should be set high. This places the card in CPLD loopback and enables all four ports as described in [Table 3](#).
- Complete the hardware configuration and one of the basic DS33Z44 configurations as described in the previous section.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.
- To interact with the device driver select from the drop down menu:
 - Tools→Plugins→Load Plugins. When asked if DLLs have already registered select yes
 - Select Tools→Plugins→DS33Z44/1/41 Device Driver Demo
 - A new form called 'Zchip Configuration' pops up.
 - Preload basic configuration for the GUI by selecting *File→Load Settings* (in the 'Zchip Configuration' form). Select the file named 'basic_Config.eset'

Quick Setup #2 (DS3174 T3E3)

- On the DS3174 serial resource card install Jumper J24. Jumpers JP16–JP19 should be set high. This places the card in DS3174 mode and enables all four ports as described in [Table 3](#).
- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View*. When prompted for a definition file, pick the file name **ds3184_evbrd_reduced.def**. After the definition file loads, go to the File menu and select File→Memory Config File→Load .MFG file. When prompted, select the file named **84_t3_sct_needscoaxlb.mfg**.
- Place a loopback connector at the DS3174 network side.
- At this point, any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.

Quick Setup #3 (DS21458 T1E1)

- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View*. When prompted for a definition file, pick the file named **DS21458.def**. After the definition file loads, go to the File menu and select File→Reg Ini File→Load Ini File. When prompted, pick the file named **e1_gapclk_crc4_hdb3_nocas.ini**.
- Place a loopback connector at the DS21458 network side; RLOS LED should go out.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e. ping) should cause the RX LED to blink, after which the TX LED should also blink.

CONFIGURATION SWITCHES AND JUMPERS

The DS33Z44DK has several configuration switches, banana plugs, oscillators, and jumpers. [Table 2](#) provides a description of these signals, given in order of appearance on the PC board (going from left to right, top to bottom).

Table 2. Main Board PC Board Configuration

SILKSCREEN REFERENCE	FUNCTION	BASIC SETTING		DESCRIPTION
		SW MODE	HW MODE	
J25.9 + J25.10	Reserved	Not Installed	—	This jumper is not for use with the DS33Z44 design kit. Pin J25.10 has been removed to prevent accidental installation.
J25.7 + J25.8	Enable device driver	User decision	—	When installed the device driver will configure the DS33Z44 and the Transceiver during power-up.
J25.5 + J25.6	Enable callbacks	User decision	—	When installed the driver will respond to interrupts.
GROUND (banana plug)	Power supply ground	—	—	System Ground. Always connected to power supply.
VDD 3.3V (banana plug)	Power supply VDD	—	—	System VDD. Always connected to power supply.
OnCe	BDM	—	—	Debug connector for processor
DCEDTES (3pos switch)	DS33Z44 mode pin; DTE/DCE selection	Low	Low	Low for DTE
RMIIMII (3pos switch)	DS33Z44 mode pin	Low	Low	High for RMII, low for MII
CKPHA (3pos switch)	DS33Z44 mode pin	Low	Low	SPI EEPROM hardware mode configuration switch
MODEC0 (3pos switch)	DS33Z44 mode pin	High	Low	Software mode selected
MODEC1 (3pos switch)	DS33Z44 mode pin	Low	Low	Software mode selected
HWMODE (3pos switch)	DS33Z44 mode pin	Low	Low	Hardware/software mode (software mode selected)
SCANMO (3pos switch)	DS33Z44 mode pin	Low	Low	Set low for normal operation
SCANTRI (3pos switch)	DS33Z44 mode pin	Low	Low	Set low for normal operation
....testpoints....	DS33Z44 testpoints	—	—	Processor bus, JTAG and LAN side testpoints for Zchip
Z-RESET (button)	DS33Z44 reset	—	—	System reset
A2, A1, A0 (3pos switches)	DS33Z44/SPI pins	Mid position	Mid position	Address pin/EEPROM config switch. Set to mid position to allow connection to processor.
SDRAM CLOCK	DS33Z44 SDRAM clock	Installed	Installed	100MHz oscillator to drive SDRAM clock
MII CLOCK	PHY MII clock	Installed	Installed	25MHz oscillator to drive SDRAM clock
spi_cs, spi_ck, spi_miso, spi_mosi	—	—	—	SPI signals (for EEPROM memory)
....testpoints....	DS33Z44 testpoints	—	—	DS33Z44 serial port testpoints
AFCs (1 per port)	DS33Z44 mode pin	HW mode only	High	Set high to enable auto flow control.

SILKSCREEN REFERENCE	FUNCTION	BASIC SETTING		DESCRIPTION
		SW MODE	HW MODE	
FULLDS (1 per port)	DS333Z44 mode pin	HW mode only	High	Set high to enable full duplex.
H10S (1 per port)	DS333Z44 mode pin	HW mode only	High	Set high to config for 100Mb.
GROUND/VDD (banana plug)	Power supply ground/3.3V	—	—	Redundant connection to system power. Use plugs at either top or bottom of board.
VDD 3.3V (banana plug)	Power supply VDD	—	—	Redundant connection to system power. Use plugs at either top or bottom of board.

Table 3. DS3174 Serial Reference Card Jumper Settings

JUMPER SETTINGS	MODE	COMMENT	
JP16	Port 4 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS333Z44. When the pin is set low, the CPLD tri-states this port.	
JP17	Port 2 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS333Z44. When the pin is set low, the CPLD tri-states this port.	
JP18	Port 3 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS333Z44. When the pin is set low, the CPLD tri-states this port.	
JP19	Port 1 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS333Z44. When the pin is set low, the CPLD tri-states this port.	
JP243	CPLD loopback	CPLD loopback makes the following connections: Zrser ← Ziser, Ztden ← 3.3V, Zrden ← 3.3V, Ztclk ← OscY03, Zrclk ← OscY03	

ADDRESS MAP (ALL CARDS)

Motorola resource card address space begins at 0x81000000. All offsets given below are relative to the beginning of the daughter card address space (shown previously).

Table 4. Overview of Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0087	FPGA	Processor board identification
0X1000 to 0X1FFF	DS333Z44	DS333Z44. Uses CS_X1.
0X2000 to 0X2FFF	DS21458	T1E1 DS21458 resource card. Uses CS_X2.
0X4000 to 0X4010	FPGA	FPGA on DS21458 resource card. Used to facilitate IBO mode. Default configuration of FPGA is compatible with non-IBO mode functionality. The FPGA settings do not require modification for use with the DS333Z44.
0X3000 to 0X3FFF	DS3174	T3E3 resource card. Uses CS_X3.

Registers in the DS333Z44, DS21458, and DS3174 can be easily modified using the ChipView host-based user-interface software with the definition files previously mentioned.

DS333Z44 INFORMATION

For more information about the DS333Z44, consult the DS333Z44 data sheet available on our website at www.maxim-ic.com/DS333Z44.

DS333Z44DK INFORMATION

For more information about the DS333Z44DK, including software downloads, consult the DS333Z44DK data sheet available on the our website at www.maxim-ic.com/DS333Z44DK.

TECHNICAL SUPPORT

For additional technical support, go to www.maxim-ic.com/support.

DOCUMENT REVISION HISTORY


REVISION DATE	DESCRIPTION
032305	Initial DS333Z44DK data sheet release.
042205	Updated <i>Basic DS333Z44 Initialization</i> section; added step to <i>Quick Setup #1</i> .
051105	Added new PC board errata.
110106	Updated schematics.

SCHEMATICS

The DS33Z44DK schematics are featured in the following pages. As this is a hierarchal schematic some explanation is in order. The main board is composed of six hierarchal blocks: the processor block, the DS33Z44 block, and four Ethernet blocks inside the DS33Z44 block, which is a nested hierarchy block. Each serial card (DS21458 and DS3174) consists of a single hierarchy block, which connects to a 140-pin AV bus that snaps into the mainboard.

All signals inside a hierarchy block are local, with exception for V_{cc} and ground. In-port and out-port connectors are used to allow signals inside a hierarchy block to become accessible as pins on the hierarchy blocks symbol. From here, blocks are wired together as if they were ordinary components. The system diagram is shown again below, with schematic page numbers given for each functional block.

This system contained other hierarchy blocks that are not shown (primarily a single-port serial card and the DS33Z11 mainboard). Due to this, page numbers will not be continuous and some gaps in numbering will be seen when referring to the total page count. However, page numbers inside any given hierarchy block will be continuous.



DS33Z44 TOP LEVEL


PLUG
P2 CONNECTOR (PLUG)
JB14

PLUG
P1 CONNECTOR (PLUG)
JB10

HIERARCHICAL_BLOCK
_z44andlan_dn

INT	Z44INT	20C8<
RSER<4..1>	Z44_RSER<4..1>	25C5v 25B2v 20B3<> 20C6<> 25B5v 25D2v
TSER<4..1>	Z44_TSER<4..1>	
RDEN<4..1>	Z44_RDEN<4..1>	
TDEN<4..1>	Z44_TDEN<4..1>	25D7v 25B7v
RCLKI<4..1>	Z44_RCLK<4..1>	20C8<> 20B5<> 25B3v 25D3v
TCLKI<4..1>	Z44_TCLK<4..1>	
HWMODE	BTS_DUT	21B7< 22B6v
MODEC0	BIS0_DUT	21B7< 22B6v
MODEC1	BIS1_DUT	21B7< 22B6v

PAGES 22-29



MOTHERBOARD CONNECTORS FOR WAN R.C.

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/2 (BLOCK) 20/71 (TOTAL)

B 7 6 5 4 3 2 1

D

D

C


C

B

B


A

A



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/2 (BLOCK) 21/71 (TOTAL)

B 7 6 5 4 3 2 1



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/8 (BLOCK) 22/71 (TOTAL)

8 7 6 5 4 3 2 1

D

C

B


A

D

C


B

A




24A3> SD_A<11..0>

SD_DQ<31..0>







TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/8 (BLOCK) 23/71 (TOTAL)

8 7 6 5 4 3 2 1



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:3/8 (BLOCK) 24/71 (TOTAL)

REV01A0 SCHEMATIC SYMBOL (AND PCB) FOR Z44 HAD ERRORS
 TXD/RXD PINS FOR PHY CONNECTION WERE INCORRECT
 CORRECT PINOUT SHOWN AT BOTTOM OF PAGE



PORT1 TXD0--TXD3 B9, C9, D9, E9
 PORT2 TXD0--TXD3 R15, R16, L15, N14
 PORT3 TXD0--TXD3 F15, G14, H13, H14
 PORT4 TXD0--TXD3 B16, C16, D16, E16

PORT1 RXD0--RXD3 B11, C11, D11, E11
 PORT2 RXD0--RXD3 K13, K14, H15, K16
 PORT3 RXD0--RXD3 G15, J14, J13, J12
 PORT4 RXD0--RXD3 B13, C13, B14, C14

TITLE: DS.33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 4/8 (BLOCK) 25/71 (TOTAL)

8 7 6 5 4 3 2 1

D

C

B



A

D

C











B

A




25B3> 27B3> 28A4< 30C7v26B3> 27B3> 27B5> 22CB< 32C5v 30C5v
27B5> 22CB< 32C5v 30C5v

27C3> 27C7> 20C3^ 22A6< 26B7< 30C7v 32C7v
25B6> 27B3> 28A4< 32C7v26B6> 27B3> 27B5> 22CB< 32C5v 30C5v
27B5> 22CB< 32C5v 30C5v



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:5/8<BLOCK> 26/71<TOTAL>

8 7 6 5 4 3 2 1




36A5v 25C1< TXD0<3> TXD0
 36A5v 25C1< TXD1<3> TXD1
 36A5v 25C1< TXD2<3> TXD2
 36A5v 25C1< TXD3<3> TXD3
 36A5v 25C1<> TX_CLK<3> TX_CLK
 36A5v 25C1< TX_EN<3> TX_EN
 27B8< 36C5v LED_DPLX_A0<3> LED_DPLX_ADD0
 27B8< 36C5v LED_COL_A1<3> LED_COL_ADD1
 LED_GDLINK_A2<3> LED_GDLINK_ADD2
 LED_TX_A3<3> LED_TX_ADD3
 LED_RX_A4<3> LED_RX_ADD4

RXD0 RXD0<3> 25C4< 36A7v
 RXD1 RXD1<3> 25C4< 36A7v
 RXD2 RXD2<3> 25C4< 36A7v
 RXD3 RXD3<3> 25C4< 36A7v
 RX_CLK RX_CLK<3> 25C1<> 36A7v
 RX_CRS RX_CRS<3> 25C4< 36A7v
 RX_ERR RX_ERR<3> 25C4< 36A7v
 RXDV RXDV<3> 25C4< 36A7v
 COL_DET COL_DET<3> 25C4< 36A7v

RESET_B
 MDIO
 MDC
 MII_CLK<3>

26B3> 26B6> 28A4< 36C7v 26B3> 26B6> 27B3> 22CB< 34C5v 36C5v
 27B3> 22CB< 34C5v 36C5v











34A5v 25B1< TXD0<4> TXD0
 34A5v 25B1< TXD1<4> TXD1
 34A5v 25A1< TXD2<4> TXD2
 34A5v 25A1< TXD3<4> TXD3
 34A5v 25A1<> TX_CLK<4> TX_CLK
 34A5v 25A1< TX_EN<4> TX_EN
 34C5v 27B4< LED_DPLX_A0<4> LED_DPLX_ADD0
 34C5v 27B4< LED_COL_A1<4> LED_COL_ADD1
 34C5v 27A4<> LED_GDLINK_A2<4> LED_GDLINK_ADD2
 34C5v 27A4<> LED_TX_A3<4> LED_TX_ADD3
 34C5v 27A4<> LED_RX_A4<4> LED_RX_ADD4

RXD0 RXD0<4> 25B4< 34A7v
 RXD1 RXD1<4> 25B4< 34A7v
 RXD2 RXD2<4> 25A4< 34A7v
 RXD3 RXD3<4> 25A4< 34A7v
 RX_CLK RX_CLK<4> 25A1<> 34A7v
 RX_CRS RX_CRS<4> 25A4< 34A7v
 RX_ERR RX_ERR<4> 25A4< 34A7v
 RXDV RXDV<4> 25A4< 34A7v
 COL_DET COL_DET<4> 25A4< 34A7v



RESET_B
 MDIO
 MDC
 MII_CLK<4>

26B3> 26B6> 28A4< 34C7v 26B3> 26B6> 27B6> 22CB< 34C5v 36C5v
 27B6> 22CB< 34C5v 36C5v




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:6/8(BLOCK) 27/71(TOTAL)




8 7 6 5 4 3 2 1



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:7/8<BLOCK> 28/71<TOTAL>



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 8/8 (BLOCK) 29/71 (TOTAL)



PLACEMENT NOTE:
 TESTPOINTS (SHOWN ABOVE) MUST BE PLACED THE SAME FOR EACH PORT TO
 ALLOW USE OF A DIFFERENT PHY CARD IF DESIRED. PLACEMENT SHOULD ALLOW
 0.2 BETWEEN CONNECTORS.
 ON Z44 CARD ALL 4 PORTS MUST BE PLACED WITH EQUAL SPACING AND A COMMON CENTER LINE

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/2 (BLOCK) 30/71 (TOTAL)

8 7 6 5 4 3 2 1

D

D

C



C

B

B

A

A






CAPS FOR XFRM CENTER TAP
SHOULD BE PLACED CLOSE TO XFRM

RESISTORS FOR TD+/-/RD+/-
SHOULD BE PLACED CLOSE TO PHY

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/2 (BLOCK) 31/71 (TOTAL)

8 7 6 5 4 3 2 1



PLACEMENT NOTE:
 TESTPOINTS (SHOWN ABOVE) MUST BE PLACED THE SAME FOR EACH PORT TO
 ALLOW USE OF A DIFFERENT PHY CARD IF DESIRED. PLACEMENT SHOULD ALLOW
 0.2 BETWEEN CONNECTORS.
 ON Z44 CARD ALL 4 PORTS MUST BE PLACED WITH EQUAL SPACING AND A COMMON CENTER LINE

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/2 (BLOCK) 32/71 (TOTAL)

8 7 6 5 4 3 2 1

D

D

C

C



B

B

A


A

U05



SYM_1

J05






CAPS FOR XFRM CENTER TAP
SHOULD BE PLACED CLOSE TO XFRM

RESISTORS FOR TD+/-/RD+/-
SHOULD BE PLACED CLOSE TO PHY

CONN_HF J11_2450_U



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/2 (BLOCK) 33/71 (TOTAL)

8 7 6 5 4 3 2 1



PLACEMENT NOTE:
 TESTPOINTS (SHOWN ABOVE) MUST BE PLACED THE SAME FOR EACH PORT TO
 ALLOW USE OF A DIFFERENT PHY CARD IF DESIRED. PLACEMENT SHOULD ALLOW
 0.2 BETWEEN CONNECTORS.
 ON Z44 CARD ALL 4 PORTS MUST BE PLACED WITH EQUAL SPACING AND A COMMON CENTER LINE




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/2 (BLOCK) 34/71 (TOTAL)



CAPS FOR XFRM CENTER TAP
SHOULD BE PLACED CLOSE TO XFRM

RESISTORS FOR TD+/-/RD+/-
SHOULD BE PLACED CLOSE TO PHY

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/2 (BLOCK) 35/71 (TOTAL)



PLACEMENT NOTE:
 TESTPOINTS (SHOWN ABOVE) MUST BE PLACED THE SAME FOR EACH PORT TO
 ALLOW USE OF A DIFFERENT PHY CARD IF DESIRED. PLACEMENT SHOULD ALLOW
 0.2 BETWEEN CONNECTORS.
 ON Z44 CARD ALL 4 PORTS MUST BE PLACED WITH EQUAL SPACING AND A COMMON CENTER LINE

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/2 (BLOCK) 36/71 (TOTAL)

8 7 6 5 4 3 2 1

D

D

C

C



B

B


A

A

U0.3



SYM_1




CAPS FOR XFRM CENTER TAP
SHOULD BE PLACED CLOSE TO XFRM





RESISTORS FOR TD+/-/RD+/-
SHOULD BE PLACED CLOSE TO PHY

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/2 (BLOCK) 37/71 (TOTAL)

8 7 6 5 4 3 2 1









RESET CONFIGURATION






RESET AND CHIP CONFIGURATION


TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/7 (BLOCK) 39/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:3/7 (BLOCK) 40/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:4/7 (BLOCK) 41/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:5/7 (BLOCK) 42/71 (TOTAL)

8 7 6 5 4 3 2 1

D

C

B



A

D

C

B

A



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:6/7<BLOCK> 43/71<TOTAL>

D

C

B


D

D

C

B






D



TMS	D3	XI_TMS
TDI	A15	JTD_SPART_TDI
TCK	C4	ONCE_TCLK
TDO	B14	JTD_SPART2FLASH
PROGRAM*	P15	R238 RESET_B
	XRST	330
CCLK	D15	CCLK
DONE	R14	DONE
M0	N3	
M1	P2	
M2	R3	
NC2	R4	
NC1	P4	

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 7/7 (BLOCK) 44/71 (TOTAL)

DS21458 WAN INTERFACE BLOCK



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 46/71 (TOTAL)



8 7 6 5 4 3 2 1

PORT1_RRING = PIN L1

PORT2_RRING = PIN F16

U20

U20



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/10<BLOCK> 47/71<TOTAL>



8 7 6 5 4 3 2 1

PORT3_RRING = PIN A6


PORT4_RRING = PIN T11

U20



U20



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:3/10<BLOCK> 48/71<TOTAL>



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 4/10 (BLOCK) 49/71 (TOTAL)



THE PCB LAYOUT INCORRECTLY USES PINS 38-40, 33-35, 28-30 AND 23-25 AS THE TX PRIMARY. THIS HAS BEEN CORRECTED IN THE SCHEMATIC, THE PCB / ASSEMBLY HAS BEEN MODIFIED TO ACCOMMODATE THIS.


TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:5/10 (BLOCK) 50/71 (TOTAL)

8 7 6 5 4 3 2 1

D

D

ALL UNMARKED BIAS RESISTORS ARE 10K



C


C

B

B


A

A




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:6/10<BLOCK> 51/71<TOTAL>

8 7 6 5 4 3 2 1



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 7/10 (BLOCK) 52/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:8/10 (BLOCK) 53/71 (TOTAL)

D

D

C


C

B

B

A

A



55A7 55A5 46C2< ADDR<9..0>

55D2<> CS_X4 K5

55C6<> Z41TSYNC R11

55C6<> Z41RSYNC M11

46B7< 55A3<> WR N2

46B7< 55A2<> RD N11

55C6<> Z44_TDFN<1> R13

55C8<> Z44_RDFN<1> P13

55C6<> Z44_TCLK<1> T9

55C8<> Z44_RCLK<1> M10

55D6<> Z44_TSFR<1> R10

55D8<> Z44_RSFR<1> P10

R12 I016_4

55C6<> Z44_TDFN<2> P11


55C8<> Z44_RDFN<2> T13

55C6<> Z44_TCLK<2> N12

55C8<> Z44_RCLK<2> P12

55C6<> Z44_TSFR<2> N10

55C8<> Z44_RSFR<2> T14



PORTS ARE ENABLED BY DEFAULT ON T1 BRD, AND ARE DISABLED USING JUMPERS ON T3 BRD

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:9/10<BLOCK> 54/71<TOTAL>

B 7 6 5 4 3 2 1

D

C

B


A

D

C


B

A




RECEPTACLE
P2 CONNECTOR (RECEPTICAL)

J12



P1 CONNECTOR (RECEPTICAL)
RECEPTACLE

J09




NOTE 31B4 IS ON CS3 WHILE 21455 IS ON CS2/CS4

WAN R.C. CONNECTOR TO MOTHERBOARD


I27
GND SIG_RETURN

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:10/10 (BLOCK) 55/71 (TOTAL)

DS.3184 WAN INTERFACE BLOCK



TITLE: DS.33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/8 (BLOCK) 56/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:2/8 (BLOCK) 57/71 (TOTAL)

8 7 6 5 4 3 2 1

D

C

B


A

D

C


B

A




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 3/8 (BLOCK) 58/71 (TOTAL)

8 7 6 5 4 3 2 1



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 4/8 (BLOCK) 59/71 (TOTAL)




Z44 CONNECTIONS
XILINX_XC9572XL
XILINX_CPLD
UB04

63C6<> 62C6<> 60AB<> T3ENH_T1ENLPRT2 1
63D6<> 62D6<> 60AB<> T3ENH_T1ENLPRT1 99
OSC_A 85
60B1< 61B7<>

I01	I02	I03	I04	I05	I06	I07	I08	I09	I10	I11	I12	I13	I14	I15	I16	I17	I18	I19	I20	I21	I22	I23	I24	I25	I26	I27	I28	I29	I30	I31	I32	I33	I34	I35	I36
76	53	52	71	50	49	67	66	42	41	39	61	37	59	36	35	33	32	1054	1053	1052	1051	1050	1049	1048	1047	1046	1045	1044	1043	1042	1041	1040	1039	1038	1037


14 I019
27 I020
15 SPARE_TP1YTP31 I021
17 61C3<> LOOPBACK_CTRL I022
30 I023
60 2 TE3_RCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I024
72 2 TE3_RSER<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I025
70 2 TE3_RGAPCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B3< I026
64 2 TE3_TCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I027
68 2 TE3_TSER<4.. 1> 60B4< 61B4< 57A4< 57AB< 57C5< 57CB< I028
74 2 TE3_TGAPCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60A3< I029
40 I030
65 4 TE3_RCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I031
54 4 TE3_RSER<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I032
55 4 TE3_RGAPCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B3< 61B3< I033
63 4 TE3_TCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B4< 61B4< I034
58 4 TE3_TSER<4.. 1> 60B4< 61B4< 57A4< 57AB< 57C5< 57CB< I035
56 4 TE3_TGAPCLK<4.. 1> 57A1< 57A5< 57C2< 57C5< 60B3< 61A3< 61B3< I036

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:5/8<BLOCK> 60/71<TOTAL>



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:6/8 (BLOCK) 61/71 (TOTAL)

8 7 6 5 4 3 2 1




RECEPTACLE
P2 CONNECTOR (RECEPTICAL)

J10

RECEPTACLE
P1 CONNECTOR (RECEPTICAL)

J07




WAN R.C. CONNECTOR TO MOTHERBOARD NOTE 3184 IS ON CS3 WHILE 21455 IS ON CS2/CS4

I35
GND SIG_RETURN 62B3<> 62C6<> 62C8<> 63A1<>
63B3<> 63C6<> 63CB<>

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:7/8 (BLOCK) 62/71 (TOTAL)

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1



WAN R.C. CONNECTOR TO MOTHERBOARD NOTE 3184 IS ON CS3 WHILE 21455 IS ON CS2/CS4

I7
GND SIG_RETURN 62A1> 62B3<> 62C6<> 62CB<>
63B3<> 63C6<> 63CB<>

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:8/8 (BLOCK) 63/71 (TOTAL)