

## **General Description**

The SLG59M301V is a high performance 8.5 m $\Omega$ , 4 A single-channel nFET load switch which can operate with a 2.5 V to 5.5 V V<sub>DD</sub> supply to switch power rails from as low as 0.85 V up to the supply voltage. The SLG59M301V incorporates two-level overload current protection, thermal shutdown protection, and inrush current control which can easily be adjusted by a small external capacitor.


Using a proprietary MOSFET design, the SLG59M301V achieves a stable 8.5 m $\Omega$  RDS<sub>ON</sub> across a wide input voltage range. In addition, the SLG59M301V's package also exhibits low thermal resistance for high-current operation using Renesas's advanced assembly technology.

Fully specified over the -40 °C to 85 °C temperature range, the SLG59M301V is packaged in a space-efficient, low thermal resistance, RoHS-compliant 1.5 mm x 2.0 mm STDFN package.

#### **Features**

- 1.5 x 2.0 mm FC-TDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- · User selectable ramp rate with external capacitor
- 8.5 mΩ RDS<sub>ON</sub> while supporting 4 A
- · Discharges load when off
- · Two Over Current Protection Modes
  - Short Circuit Current Limit
  - Active Current Limit
- · Over Temperature Protection
- · Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: -40 °C to 85°C
- Operating Voltage: 2.5 V to 5.5 V

#### **Pin Configuration**




8-pin FC-TDFN (Top View)

## **Applications**

- · Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching

## **Block Diagram**





## **Pin Description**

Pin#	Pin Name	Туре	Pin Description
1	VDD	PWR	VDD supplies the power for the operation of the load switch and internal control circuitry. Bypass the VDD pin to GND with a 0.1 $\mu$ F (or larger) capacitor.
2	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59M301V's state machine. ON is a CMOS input with ON_V <sub>IL</sub> < 0.3 V and ON_V <sub>IH</sub> > 0.85 V thresholds. While there is an internal pull-down circuit to GND (~4 M $\Omega$ ), connect this pin directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller.
3, 4	D	MOSFET	Drain terminal connection of the n-channel MOSFET (2 pins fused for $V_D$ ). Connect at least a low-ESR 0.1 $\mu$ F capacitor from this pin to ground. Capacitors used at D should be rated at 10 V or higher.
5, 6	8	MOSFET	Source terminal connection of the n-channel MOSFET (2 pins fused for $V_S$ ). Connect a low-ESR capacitor from this pin to ground and consult the Electrical Characteristics table for recommended $C_{LOAD}$ range. Capacitors used at S should be rated at 10 V or higher.
7	CAP	Input	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the $V_S$ slew rate and overall turn-on time of the SLG59M301V. For best performance $C_{SLEW}$ value should be $\geq$ 1.5 nF and voltage level should be rated at 10 V or higher.
8	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

## **Ordering Information**

Part Number	Туре	Production Flow
SLG59M301V	FC-TDFN 8L	Industrial, -40 °C to 85 °C
SLG59M301VTR	FC-TDFN 8L (Tape and Reel)	Industrial, -40 °C to 85 °C



## **Absolute Maximum Ratings**

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Power Supply			1	7	V
V <sub>D</sub> to GND	Load Switch Input Voltage to GND		-0.3	-	$V_{DD}$	V
V <sub>S</sub> to GND	Load Switch Output Voltage to GND		-0.3		V <sub>D</sub>	V
ON and CAP to GND	ON and CAP Pin Voltages to GND		-0.3		$V_{DD}$	V
T <sub>S</sub>	Storage Temperature		-65		150	°C
ESD <sub>HBM</sub>	ESD Protection	Human Body Model	2000			V
ESD <sub>CDM</sub>	ESD Protection	Charged Device Model	1000			V
MSL	Moisture Sensitivity Level				1	
$\theta_{JA}$	Thermal Resistance	1.5 x 2mm, 8L TDFN; Determined using 1 in <sup>2</sup> , 1 oz. copper pads under each D and S terminals and FR4 pcb material	-	85		°C/W
W <sub>DIS</sub>	Package Power Dissipation				1	W
MOSFET IDS <sub>PK</sub>	Peak Current from Drain to Source	For no more than 1 ms with 1% duty cycle		-	6	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Electrical Characteristics**

 $T_A$  = -40 °C to 85 °C unless otherwise noted.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage	-40 °C to 85 °C	2.5		5.5	V
	Power Supply Current (PIN 1)	when OFF			1	μA
I <sub>DD</sub>	Power Supply Current (FIN 1)	when ON, No load		70	105	μA
PDS .	ON Resistance	T <sub>A</sub> 25°C, I <sub>DS</sub> = 100 mA		8.5	10.3	mΩ
RDS <sub>ON</sub>	ON Resistance	T <sub>A</sub> 85°C, I <sub>DS</sub> = 100 mA		10	12	mΩ
MOSFET IDS	Current from D to S	Continuous			4	Α
V <sub>D</sub>	Drain Voltage		0.85		$V_{DD}$	V
I <sub>FET_OFF</sub>	MOSFET OFF Leakage Current	$2.5 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V};$ V <sub>S</sub> = 0 V; ON = LOW; T <sub>A</sub> = 25°C			1	μΑ
T <sub>ON_Delay</sub>	ON Delay Time	50% ON to V <sub>S</sub> Ramp Start		300	500	μs
		50% ON to 90% V <sub>S</sub>	Set by	External	C <sub>SLEW</sub> 1	ms
T <sub>Total_ON</sub>	Total Turn On Time	Example: $C_{SLEW}$ = 4 nF, $V_{DD}$ = $V_{D}$ = 5 V, $C_{LOAD}$ = 10 $\mu$ F, $R_{LOAD}$ = 20 $\Omega$		1.8		ms
		10% V <sub>S</sub> to 90% V <sub>S</sub>	Set by	External	C <sub>SLEW</sub> 1	V/ms
V <sub>S(SR)</sub>	Slew Rate	Example: $C_{SLEW}$ = 4 nF, $V_{DD}$ = $V_{D}$ = 5 V, $C_{LOAD}$ = 10 $\mu$ F, $R_{LOAD}$ = 20 $\Omega$		3.0		V/ms
C <sub>LOAD</sub>	Output Load Capacitance	C <sub>LOAD</sub> connected from S to GND		10	500	μF
R <sub>DISCHRGE</sub>	Discharge Resistance		100	200	300	Ω
ON_V <sub>IH</sub>	High Input Voltage on ON pin		0.85		$V_{DD}$	V

Datasheet Revision 1.16 4-Feb-2022




#### **Electrical Characteristics (continued)**

 $T_A$  = -40 °C to 85 °C unless otherwise noted.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
ON_V <sub>IL</sub>	Low Input Voltage on ON pin		-0.3	0	0.3	V
ı	Active Current Limit, I <sub>ACL</sub>	MOSFET will automatically limit current when $V_S > 250 \text{ mV}$		6.0		Α
ILIMIT	Short Circuit Current Limit, I <sub>SCL</sub>	MOSFET will automatically limit current when V <sub>S</sub> < 250 mV		0.5		Α
THERMON	Thermal shutoff turn-on temperature			125		°C
THERMOFF	Thermal shutoff turn-off temperature			100		°C
THERM <sub>TIME</sub>	Thermal shutoff time				1	ms
T <sub>OFF_Delay</sub>	OFF Delay Time	50% ON to $V_S$ Fall Start, $V_{DD} = V_D = 5 V$ , $R_{LOAD} = 20 \Omega$ , no $C_{LOAD}$			32	μs

#### Notes:

# $T_{ON\_Delay}$ , $V_{S(SR)}$ , and $T_{Total\_ON}$ Timing Details




<sup>1.</sup> Refer to typical timing parameter vs.  $C_{SLEW}$  performance charts for additional information when available.




## **Typical Performance Characteristics**






## $RDS_{ON}$ vs. Temperature, $V_{DD}$ , and $V_{IN}$





# $\rm V_{\rm S}$ Slew Rate vs. $\rm C_{\rm SLEW}, \, \rm V_{\rm DD},$ and Temperature





#### SLG59M301V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply  $V_{DD}$  first, followed by  $V_{D}$  after  $V_{DD}$  exceeds 1 V. Then allow  $V_{D}$  to reach 90% of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If  $V_{DD}$  and  $V_{D}$  need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A 10  $\mu$ F  $C_{LOAD}$  will prevent glitches for rise times of  $V_{DD}$  and  $V_{D}$  higher than 2 ms.

If the ON pin is toggled HIGH before  $V_{DD}$  and  $V_{D}$  have reached their steady-state values, the load switch timing parameters may differ from datasheet specifications.

The slew rate of output  $V_S$  follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

#### SLG59M301V Current Limiting Operation

The SLG59M301V has two types of current limiting triggered by the output  $V_S$  pin voltage.

#### 1. Standard Current Limiting Mode (with Thermal Shutdown Protection)

When the  $V_S$  pin voltage > 250 mV, the output current is initially limited to the Active Current Limit ( $I_{ACL}$ ) specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the load switch's  $I_{ACL}$  threshold.

However, if a load-current overload condition persists where the die temperature rises because of the increased FET resistance, the load switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERMON specification, the FET is shut OFF completely, thereby allowing the die to cool. When the die cools to the listed THERMOFF temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

#### 2. Short Circuit Current Limiting Mode (with Thermal Shutdown Protection)

When the  $V_S$  pin voltage < 250 mV (which is the case with a hard short, such as a solder bridge on the power rail), the load switch's internal Short-circuit Current Limit (SCL) monitor limits the FET current to approximately 500 mA (the  $I_{SCL}$  threshold). While the internal Thermal Shutdown Protection circuit remains enabled and since the  $I_{SCL}$  threshold is much lower than the  $I_{ACL}$  threshold, thermal shutdown protection may become activated only at higher ambient temperatures.



#### **Power Dissipation**

The junction temperature of the SLG59M301V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M301V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^{2}$$

where:

PD = Power dissipation, in Watts (W) RDS<sub>ON</sub> = Power MOSFET ON resistance, in Ohms ( $\Omega$ ) I<sub>DS</sub> = Output current, in Amps (A)

and

$$T_J = PD \times \Theta_{JA} + T_A$$

where:

 $T_J$  = Junction temperature, in Celsius degrees (°C)  $\Theta_{JA}$  = Package thermal resistance, in Celsius degrees per Watt (°C/W)  $T_A$  = Ambient temperature, in Celsius degrees (°C)

During active current-limit operation, the SLG59M301V's power dissipation can be calculated by taking into account the voltage drop across the load switch  $(V_D - V_S)$  and the magnitude of the output current in active current-limit operation  $(I_{ACL})$ :

$$PD = (V_D - V_S) \times I_{ACL} \text{ or}$$
 
$$PD = (V_D - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W)  $V_D$  = Input Voltage, in Volts (V)  $R_{LOAD}$  = Load Resistance, in Ohms ( $\Omega$ )  $I_{ACL}$  = Output limited current, in Amps (A)  $V_S$  =  $R_{LOAD}$  x  $I_{ACL}$ 

For more information on GreenFET load switch features, please visit our website and see App Note "AN-1068 GreenFET and High Voltage GreenFET Load Switch Basics".



#### **Layout Guidelines:**

- 1.The VDD pin needs a 0.1 μF and 10 μF external capacitors to smooth pulses from the power supply. Locate this capacitor as close as possible to the SLG59M301V's PIN1.
- 2.Since the D/VIN and S/VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 3.To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input  $C_{IN}$  and output  $C_{LOAD}$  low-ESR capacitors as close as possible to the SLG59M301V's D/VIN and S/VOUT pins;
- 4. The GND pin should be connected to system analog or power ground plane.

#### SLG59M301V Evaluation Board:

A GreenFET Evaluation Board for SLG59M301V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D\_Sense and S\_Sense pads. They cannot carry high currents and dedicated only for RDS<sub>ON</sub> evaluation.

Please solder your SLG59M301V here




Figure 1. SLG59M301V Evaluation Board.






Figure 2. SLG59M301V Evaluation Board Connection Circuit.



## **Basic Test Setup and Connections**




Figure 3. Typical connections for GreenFET Evaluation.

#### **EVB** Configuration

- 1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 2.Turn on Power Supply 1 and set desired  $V_{DD}$  from 2.5 V...5.5 V range;
- 3.Turn on Power Supply 2 and set desired  $\mathrm{V}_\mathrm{D}$  from 0.85 V...5.5 V range;
- 4.Toggle the ON signal High or Low to observe SLG59M301V operation.



## **Package Top Marking System Definition**

	XXA	Part Code + Assembly Site
Date Code + Revision	DDR	
Pin 1 Identifier	o	Lot Traceability

XX - Part Code Field<sup>1</sup>
A - Assembly Site Code Field<sup>2</sup>
DD - Date Code Field<sup>1</sup>
R - Part Revision Code Field<sup>2</sup>
LL - Lot Traceability Field<sup>1</sup>


Note 1: Each character in code field can be alphanumeric A-Z and 0-9

Note 2: Character in code field can be alphabetic A-Z



## **Package Drawing and Dimensions**

#### 8 Lead TDFN Package 1.5 x 2.0 mm (Fused Lead) JEDEC MO-252



## Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.70	0.75	0.80	L	0.35	0.40	0.45
A1	0.005	-	0.060	L1	0.515	0.565	0.615
A2	0.15	0.20	0.25	L2	0.135	0.185	0.235
b	0.15	0.20	0.25	е	0.50 BSC		
D	1.95	2.00	2.05	S	0.37 REF		
E	1.45	1.50	1.55				




## **Tape and Reel Specifications**

Dookogo	# of	Nominal	Max Units		Reel &	Leader (min)		Trailer (min)		Tape	Part
Package Type	Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]		Pitch [mm]
TDFN 8L FC Green	8	1.5 x 2.0 x 0.75	3000	3000	178 / 60	100	400	100	400	8	4

# **Carrier Tape Drawing and Dimensions**

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Cen- ter	Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
TDFN 8L FC Green	1.68	2.18	0.9	4	4	1.5	1.75	3.5	8



Refer to EIA-481 specification

## **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.25 mm<sup>3</sup> (nominal). More information can be found at www.jedec.org.

# **SLG59M301V**



An Ultra-small 3 mm<sup>2</sup>, 8.5 m $\Omega$ , 4 A, Internally-protected Load Switch

## **Revision History**

Date	Version	Change
2/4/2022	2/4/2022 1.16 Updated Company name and logo Fixed typos	
11/5/2018	1.15	Updated Style and Formatting

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/