

TLC7701-EP, TLC7705-EP, TLC7733-EP

www.ti.com

SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

MICROPOWER SUPPLY VOLTAGE SUPERVISORS

Check for Samples: TLC7701-EP, TLC7705-EP, TLC7733-EP

FEATURES

- Power-On Reset Generator
- Automatic Reset Generation After Voltage
 Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range ... 2 V to 6 V
- Defined RESET Output from $V_{DD} \ge 1 V$
- Power-Down Control Support for Static RAM
 With Battery Backup
- Maximum Supply Current of 16 mA
- Power Saving Totem-Pole Outputs

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extended (–40°C/125°C and –55°C/125°C), Temperature Ranges⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

(1) Additional temperature ranges available - contact factory

D OR PW PACKAGE (TOP VIEW)

08	V _{DD}
7	SENSE
6	RESET
5] RESET
	○ 8 7 6 5

DESCRIPTION

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when V_{DD} reaches 1 V. After minimum V_{DD} (\geq 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ($V_{I(SENSE)}$) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time (t_d) is determined by an external capacitor:

 $t_{d} = 2.1 \times 10^{4} \times C_{T}$

Where

 C_T is in farads

t_d is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed sense threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time (t_d) has expired.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1)



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

In addition to the power-on reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 11), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER						
-40°C to 125°C			TLC7701QPWREP	7701QE	V62/04604 - 01XE						
	TSSOP - PW	Tape and reel	TLC7705QPWREP	7705QE	V62/04604 - 02XE						
			TLC7733QPWREP	7733QE	V62/04604 - 03XE						
		Topo and real	TLC7701MPWREP	7701ME	V62/04604 - 04XE						
-55°C to 125°C	TSSOP - PW	Tape and reel	TLC7733MPWREP	7733ME	V62/04604 - 06XE						
	SOIC - D	Tape and reel	TLC7701MDREP	7701ME	V62/04604 - 04YE						


ORDERING INFORMATION

(1) The PW package is only available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TLC7701QPWREP).

Table 1. FUNCTION TABLE

CONTROL	RESIN	V _{I(SENSE)} > V _{IT+}	RESET	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L ⁽¹⁾	H ⁽¹⁾
Н	L	False	Н	L
Н	L	True	Н	L
Н	Н	False	Н	L
Н	Н	True	Н	H ⁽¹⁾

(1) RESET and RESET states shown are valid for $t > t_d$.



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 1. Logic Symbol


2



TLC7701-EP, TLC7705-EP, TLC7733-EP

SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011


FUNCTIONAL BLOCK DIAGRAM



- (1) Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.
- (2) Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	∞
TLC7705	910 kΩ	290 kΩ
TLC7733	750 kΩ	450 kΩ

TIMING DIAGRAM





SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			VALUE	UNIT
V _{DD}	Supply voltage ⁽²⁾		7	V
	Input voltage range, CONTROL, RESIN, SI	ENSE ⁽²⁾	-0.3 to 7	V
I _{OL}	Maximum low output current		10	mA
I _{ОН}	Maximum high output current		10	mA
IK	Input clamp current, $(V_I < 0 \text{ or } V_I > V_{DD})$	> V _{DD})		mA
ОК	Output clamp current, ($V_O < 0$ or $V_O > V_{DD}$)		±10	mA
т	Operating free air temperature range	TL77xxQ	-40 to 125	
r _a c	Operating free-air temperature range	TL77xxM	-55 to 125	C
T _{stg}	Storage temperature range		-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

THERMAL INFORMATION

		TLC77xx-EP	TLC77xx-EP	
	THERMAL METRIC ⁽¹⁾	D	PW	UNITS
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	97.1	168	
θ_{JC}	Junction-to-case thermal resistance	39.4	38.9	
θ_{JB}	Junction-to-board thermal resistance	-	96.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	-	1.5	
ψ_{JB}	Junction-to-board characterization parameter	-	94.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{DD}	Supply voltage		2	6	V
VI	Input voltage		0	V _{DD}	V
V _{IH}	High-level input voltage at RESIN and CONT	$0.7 \times V_{DD}$		V	
V _{IL}	Low-level input voltage at RESIN and CONT		0.2×V _{DD}	V	
I _{OH}	High-level output current, $V_{DD} \ge 2.7 V$			-2	mA
I _{OL}	Low-level output current, $V_{DD} \ge 2.7 V$			2	mA
Δt/ΔV	Input transition rise and fall rate at RESIN an	d CONTROL		100	ns/V
-		Q temperature range	-40	125	- °C
T _A	Operating free-air temperature range	M temperature range	-55	125	

(1) Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

(2) To ensure a low supply current, V_{IL} should be kept <0.3 V and V_{IH} > -0.3 V.

4



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

ELECTRICAL CHARACTERISTICS

over recommended operating conditions⁽¹⁾ (unless otherwise noted)

	DADAMET			T _A = -	-40°C to 125	°C	T _A =	-55°C to 12	5°C	UNIT
	PARAMET	EK	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT
			$V_{DD} = 2 V$	1.8			1.8			
	High-level output	I _{OH} = - 20 μA	V _{DD} = 2.7 V	2.5			2.5	÷		
V _{OH}	voltage		V _{DD} = 4.5 V	4.3			4.3			V
		I _{OH} = - 20 mA	V _{DD} = 4.5 V	3.7			3.7			-
			$V_{DD} = 2 V$			0.2			0.2	
V	Low-level output I _{OH} voltage	I _{OH} = - 20 μA	V _{DD} = 2.7 V			0.2			0.2	v
V _{OL}				V _{DD} = 4.5 V			0.2			0.2
		I _{OH} = - 20 mA	V _{DD} = 4.5 V			0.5			0.5	-
	Negative-going input	TLC7701		1.04	1.1	1.16				
V _{IT-}	threshold voltage,	TLC7705	$V_{DD} = 2 V \text{ to } 6 V$	4.43	4.5	4.63				V
	SENSE ⁽³⁾	TLC7733		2.855	2.93	3.03	2.8	2.93	3.03	-
		TLC7701			30					
V _{hys}	Hysteresis voltage, SENSE	TLC7705	$V_{DD} = 2 V \text{ to } 6 V$		70					mV
	OLNOL	TLC7733			70			70		-
V _{res}	Power-up reset voltage	(4)	I _{OL} = 20 μA			1			1	V
		RESIN	$V_{I} = 0 V \text{ to } V_{DD}$			2			2	
		CONTROL	$V_I = V_{DD}$		7	15		7	15	
l _l	Input current	SENSE	V ₁ = 5 V		5	10		5	10	μA
		SENSE, TLC7701 only	V ₁ = 5 V			2				
I _{DD}	Supply current		$\label{eq:RESIN} \begin{split} \hline & ${\sf RESIN} = {\sf V}_{\sf DD},$\\ ${\sf SENSE} = {\sf V}_{\sf DD} \ge {\sf V}_{\sf ITmax}$\\ $+ 0.2 \ {\sf V}$\\ ${\sf CONTROL} = 0 \ {\sf V},$\\ ${\sf Outputs} \ {\sf open}$ \end{split}$		9	16		9	18	μA
I _{DD(d)}	Supply current during t	1	$\label{eq:VDD} \begin{array}{l} \displaystyle \underbrace{V_{DD}=5\ V,\ V_{CT}=0}{\text{RESIN}} = V_{DD},\\ \\ \displaystyle \begin{array}{l} \displaystyle \text{SENSE}=V_{DD}\\ \\ \displaystyle \begin{array}{l} \displaystyle \text{CONTROL}=0\ V,\\ \\ \displaystyle \begin{array}{l} \displaystyle \text{Outputs\ open} \end{array} \end{array} \end{array}$		120	150		120	150	μA
CI	Input capacitance, SEN	ISE	$V_{I} = 0 V \text{ to } V_{DD}$		50			50		pF

(1)

All characteristics are measured with $C_T = 0.1 \,\mu\text{F}$. Typical values apply at $T_A = 25^{\circ}\text{C}$. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be connected near the supply terminals. The lowest supply voltage at which RESET becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for (2) (3) (4) semiconductor symbology. Rise time of VDD \geq 15 ms/V.

SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

		MEASURED			$T_A = -40^{\circ}C$ to 125°C $T_A = -55^{\circ}C$ to 125°C								
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	MIN	TYP	МАХ	UNIT		
t _d	Delay time			$\label{eq:resonance} \begin{split} \overline{RESIN} &= 0.7 \times V_{DD}, \\ CONTROL &= 0.2 \times \\ V_{DD,CT} &= 100 \text{ nF}, \\ T_A &= Full \text{ range, See} \\ timing diagram \end{split}$	1.1	2.1	4.2		2.1		ms		
t _{PLH}	Propagation delay time, low-to-high level output		RESET				20			20			
t _{PLH}	Propagation delay time, high-to-low level output	SENSE	RESEI	$V_{IH} = V_{IT+max} + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V,$ RESIN = 0.7 ×			5			5			
t _{PLH}	Propagation delay time, low-to-high level output	SENSE	RESET	$V_{DD,CONTROL} = 0.2 \times V_{DD},$ $C_{T} = NC^{(1)}$			5			5	μs		
t _{PLH}	Propagation delay time, high-to-low level output		KLOL I				20			20			
t _{PLH}	Propagation delay time, low-to-high level output		DESET	RESET	RESET				20			20	μs
t _{PLH}	Propagation delay time, high-to-low level output	RESIN	KLOL I	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD,SENSE} =$			60			60	ns		
t _{PLH}	Propagation delay time, low-to-high level output	REGIN	RESET	$V_{\text{IT+max}} + 0.2 \text{ V},$ CONTROL = 0.2 × V _{DD} , C _T = NC ⁽¹⁾			65			65	115		
t _{PLH}	Propagation delay time, high-to-low level output		RESET				20			20	μs		
t _{PLH}	Propagation delay time, low-to-high level output	CONTR	RESET				58			58	ns		
t _{PLH}	Propagation delay time, high-to-low level output	OL	RESEI	$\begin{aligned} \text{RESIN} &= 0.7 \times \text{V}_{\text{DD}}, \\ \text{C}_{\text{T}} &= \text{NC}^{(1)} \end{aligned}$			58			58	ns		
	Low-level minimum	SENSE			3			4					
	pulse duration to switch RESET and RESET	RESIN			1			1			μs		
t _r	Rise time		RESET	10% to 90%		8			8				
t _f	Fall time		and RESET	90% to 10%		4			4		ns/V		

(1) NC = No capacitor, and includes up to 100-pF probe and jig capacitance.

STRUMENTS

www.ti.com


EXAS

6



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011


PARAMETER MEASUREMENT INFORMATION



- A. For switching characteristics, $R_L = 2 k\Omega$
- B. $C_L = 50 \text{ pF}$ includes jig and probe capacitance

Figure 2. RESET AND RESET Output Configurations





M suffixed devices





Figure 3. Input Pulse Definition Waveforms



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011




8

Copyright © 2003–2011, Texas Instruments Incorporated

Product Folder Link(s): TLC7701-EP TLC7705-EP TLC7733-EP



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011





SGLS013E – MARCH 2003 – REVISED NOVEMBER 2011

www.ti.com




Figure 10. Reset Controller in a Microcomputer System




Figure 11. Data Retention During Power Down Using Static CMOS RAMs



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(-)				-	(_/	(6)	(-)		()	
TLC7701MDREP	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	
TLC7701MPWREP	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
TLC7701MPWREPG4	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	
TLC7701QPWREP	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7701QE	Samples
TLC7705QPWREP	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705QE	
TLC7733MPWREP	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7733ME	
TLC7733QPWREP	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7733QE	Samples
V62/04604-01XE	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7701QE	Samples
V62/04604-02XE	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705QE	
V62/04604-03XE	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7733QE	Samples
V62/04604-04XE	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	
V62/04604-04YE	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	
V62/04604-06XE	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	7733ME	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC77-EP :

- Catalog : TLC77
- Automotive : TLC77-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7701MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7701MPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7701QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7705QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733MPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
TLC7701MDREP	SOIC	D	8	2500	340.5	336.1	25.0				
TLC7701MPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0				
TLC7701QPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0				
TLC7705QPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0				
TLC7733MPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0				
TLC7733QPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0				

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated