

8-Channel, Ultralow-Power, Variable Gain Amplifier with Low-Noise Pre-Amp

-
-
- - **20dB Fixed Gain**
	- **250mV_{PP} Linear Input Range**
- -
	- 20dB, 25dB, 27dB, 30dB
	-
	-
- -
	-
- -
	-
-
- **Integrated CW Switch Matrix: Integrated CW Switch Matrix: Interface.**
	-
-
- **Small Package: QFN-64, 9**×**9mm**

¹FEATURES APPLICATIONS

- **²³⁴⁵ Ultralow Power: 65mW/Channel Medical Imaging, Ultrasound Systems**
	- **Low Noise: 0.8nV/√Hz Portable Systems**
	- **Low- and Mid-Range Systems Low-Noise Pre-Amp (LNP):**

DESCRIPTION

The VCA8500 is an 8-channel variable gain amplifier • **Variable Gain Amplifier:** consisting of a low-noise pre-amplifier (LNP) and a variable-gain amplifier (VGA). This combination, **– Selectable PGA Gain: along with the device features, makes it ideal for a**
20dB. 25dB. 27dB. 30dB variety of ultrasound systems.

– Fast Overload Recovery The LNP gain is fixed at 20dB, and has excellent noise and signal handling characteristics. The gain of **– Output Clamping Control** the voltage-controlled attenuator can vary over a Integrated Low-Pass Filter:

- Second-Order, Linear Phase

- Second-Order, Linear Phase

- Second-Order, Linear Phase

- Common to all channels of the VCA8500 common to all channels of the VCA8500.

– Bandwidth: 10MHz, 15MHz The post-gain amplifier (PGA) can be programmed • **High Accuracy:** for four gain settings: 20dB, 25dB, 27dB, or 30dB gain. As a means to improve system overload **– Low Gain Error: ±0.5dB** recovery time, the VCA8500 provides an internal **– Excellent Channel Matching: ±0.25dB** clamping function. The PGA settings as well the clamp levels are controlled through the serial

– Easy Current Summing The VCA8500 is built on TI's BiCOM process and is **Serial Control Interface a Serial Control Interface in a small QFN-64 PowerPAD™ package. Serial Control Interface**

NOTE (1): 20dB, 25dB, 27dB, or 30dB gain setting.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

Infineon is a registered trademark of Infineon Technologies. SPI is a trademark of Motorola. All other trademarks are the property of their respective owners.

 \mathbf{A}

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) **Eco-Status information:** Additional details including specific material content can be accessed at www.ti.com/leadfree

GREEN: Ti defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight.

N/A: Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree.

Pb-FREE: Ti defines Lead (Pb)-Free to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

NOTE

These packages conform to Lead-Free and Green Manufacturing Specifications.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the ground terminal, which is the exposed thermal pad of the package.
(3) Both the part being reworked and the board must be baked out before rework to reduce the risk of delamina Both the part being reworked and the board must be baked out before rework to reduce the risk of delamination. Refer to [Application](http://focus.ti.com/general/docs/techdocsabstract.tsp?abstractName=slua271a) [Note SLUA271](http://focus.ti.com/general/docs/techdocsabstract.tsp?abstractName=slua271a) (available for download at [www.ti.com\)](http://www.ti.com) for recommended rework techniques.

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = +25^{\circ}$ C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, PG = 30dB, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1k Ω on each output to ground, unless otherwise noted.

(1) Test levels: **(A)** 100% tested at +25°C. Over temperature limits set by characterization and simulation. **(B)** Limits set by characterization and simulation, not production tested. **(C)** Typical value only for information.

(2) See [Figure 29](#page-16-0) of the Typical Characteristics.

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), ${\sf f}_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, PG = 30dB, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

(3) Deviation from ideal common-mode voltage $(V_{CM} = 1.65V)$.

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), ${\sf f}_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, PG = 30dB, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

(4) Clamp enabled $(D4 = 0)$.

(5) See [Figure 59](#page-21-0) of the Typical Characteristics.

Table 1. TERMINAL FUNCTIONS

Table 1. TERMINAL FUNCTIONS (continued)

FUNCTIONAL BLOCK DIAGRAM

INPUT REGISTER BIT MAPS

Register Map

Table 2. Default Register Configuration

Table 3. Byte 1—Control Byte Register Map

Table 4. Byte 2—First Data Byte

Table 5. Byte 3—Second Data Byte

Table 6. Byte 4—Third Data Byte

Table 7. Byte 5—Fourth Data Byte

Table 8. Clamp Level and LPF Bandwidth Setting

Table 9. PGA Gain Setting

www.ti.com

TEXAS STRUMENTS

Table 10. CW Switch Matrix Control for Each Channel

(To Other Channels)

Figure 1. Basic CW Cross-Point Switch Matrix Configuration

SERIAL DIGITAL INTERFACE (SDI)

- All writes and reads are five bytes at a time. Each byte consists of 8 bits, for a total instruction set of 40 bits.
- Data are latched on the falling edge of CLK.
- Separate write (DIN) and read data (DOUT) lines.
- Reads follow the same bitstream pattern seen in the write cycle.
- Reads extract data from the FIFO buffer, not the latched register.
- DOUT data are continuously available and do not need to be enabled with a read cycle. Selecting a read cycle in the control register only prevents latching of data. The control register remains latched.
- The Reset pin (RST) must be low in order to allow the register to update with new data. RST can be held low permanently. To initiate a reset cycle, pull the RST pin high for at least 100ns.

TIMING INFORMATION

NOTE: This figure shows timing example for one data byte. A full register update cycle requires all five bytes (that is, 40 bits).

SERIAL PORT TIMING TABLE

TYPICAL CHARACTERISTICS

All specifications at $T_A = +25^{\circ}$ C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

www.ti.com

IEXAS **RUMENTS**

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), $f_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), $f_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

www.ti.com

lexas **RUMENTS**

TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^{\circ}$ C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

IEXAS TRUMENTS www.ti.com

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), $f_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

Texas **RUMENTS www.ti.com**

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^{\circ}$ C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), f_{IN} = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

Texas **TRUMENTS www.ti.com**

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), $f_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, AVDD2 = 5.0V, AVDD1 = DVDD = 3.3V; single-ended, ac-coupled (1µF) input configuration to the preamp (LNA), $f_{\sf IN}$ = 5MHz, V_{CNTL} = 1.0V, clamp disabled (CL = 1), LPF = 15MHz, and R_{LOAD} = 1kΩ on each output to ground, unless otherwise noted.

THEORY OF OPERATION

Built on Ti's bipolar-complementary (BiCOM)
process, the VCA8500 is a third-generation, octal
variable gain amplifier that implements a number of
proprietary circuit design techniques to specifically
address the performanc

(PGA), as well as a clamping and low-pass filter stage. Digitally controlled through the logic interface, Applications that do not utilize the CW path can the PGA gain can be set to four different settings: simply operate the VCA8500 in TGC mode. In this the PGA gain can be set to four different settings:
20dB, 25dB, 27dB, and 30dB. At its highest setting, the total available gain of the VCA8500 is therefore matrix) remain powe
50dB, sufficient for 10-bit systems. To facilitate the can be unconnected. 50dB, sufficient for 10-bit systems. To facilitate the logarithmic time-gain compensation required for ultrasound systems, the VCA is designed to provide a 46dB attenuation range. Here, all channels are simultaneously controlled by an externally-applied control voltage (V_{CNTL}) in the range of 0V to 1.2V.

ultrasound systems.
The Monte of the differential LNA outputs to V/I amplifier stages. The VCA8500 is an 8-channel VGA that is ideally
suited for portable ultrasound applications. It offers
unparalleled low-noise and low-power performance at
a high level of integration. For the TGC signal path,
each channel

mode, the CW blocks (V/I amplifiers and switch matrix) remain powered down, and the CW outputs

Figure 60. Functional Block Diagram

LOW-NOISE AMPLIFIER (LNA)

output voltage conversion and is configured for a $V_{CM} - V_T$ (FET nearly OFF), where V_{CM} is the threshold fixed gain of 20dB (10V/V). The ultralow common source voltage and V_T is the threshold fixed gain of 20dB (10V/V). The ultralow common source voltage and V_T is the threshold input-referred noise of only 0.7nV/ \sqrt{Hz} , along with the voltage of the FET. As each FET approaches its off input-referred noise of only 0.7nV/√Hz, along with the voltage of the FET. As each FET approaches its off linear input range of $250 \text{mV}_{\text{PP}}$, results in a wide state and the control voltage continues to rise, the dynamic range that supports the high demands of next clipping amplifier/FET combination takes over for dynamic range that supports the high demands of anext clipping amplifier/FET combination takes over for distri
PW and CW ultrasound imaging modes, Larger input and the next portion of the piecewise-linear attenuation PW and CW ultrasound imaging modes. Larger input the next portion is the next portion of the accepted by the LNA, but distortion of the piecewisesignals can be accepted by the LNA, but distortion performance degrades as input signals levels performance degrades as input signals levels
increase. The LNA input is internally biased to
approximately 2.4V; the signal source should be
ac-coupled to the LNA input by an adequately-sized
capacitor. Internally, the LN

VOLTAGE-CONTROLLED ATTENUATOR (VCA)

The amplified differential signal swing that comes from the LNA is reduced by the subsequent VCA stage. The VCA is designed to have a linear-in-dB attenuation characteristic; that is, the average gain loss in dB is constant for each equal increment of the control voltage (V_{CNTL}) . Figure 61 shows the simplified schematic of this VCA stage.

The attenuator is essentially a variable voltage divider As with many high-gain systems, the front-end
amplifier is critical to achieve a certain overall
performance level. Using a proprietary new
architecture, the LNA of the VCA8500 delivers
architecture, the LNA of the VCA850 The LNA performs a single-ended input to differential amplifier output rises from 0V (FET completely ON) to output voltage conversion and is configured for a $V_{CM} - V_T$ (FET nearly OFF), where V_{CM} is the

www.ti.com

Texas **TRUMENTS**

Figure 61. Voltage-Controlled Attenuator Simplified Schematic

PROGRAMMABLE POST-GAIN AMPLIFIER PROGRAMMABLE CLAMPING
(PGA)

Following the VCA is a programmable post-gain a complete TGC channel, the VCA8500 integrates a amplifier (PGA). Figure 62 shows a simplified programmable clamping stage, as shown in schematic of the PGA, including the clamping stage. Figure 63 . This clamping stage precedes the The gain of this PGA can be configured to four low-pass filter in order to prevent the filter circuit from different gain settings: 20dB, 25dB, 27dB, and 30dB, being driven into overload, the result of which would different gain settings: 20dB, 25dB, 27dB, and 30dB, programmable through the serial port; see Table 8.

The PGA structure consists of a differential,
programmable-gain voltage-to-current converter
stage followed by transimpedance amplifiers to create
and buffer each side of the differential output. Low
input noise is also a minimum VCA attenuation (used for small input signals), the LNA noise dominates; at maximum VCA attenuation (large input signals), the attenuator and As part of a typical data acquisition system, the signal
PGA noise dominates.

Figure 62. Post-Gain Amplifier (Simplified Schematic)

(PGA) To further optimize the overload recovery behavior of Figure 63. This clamping stage precedes the be an extended recovery time. Programmable through the serial interface, the clamping level can be

LOW-PASS FILTER

bandwidth generally must be limited by the use of an anti-aliasing filter before the analog-to-digital anti-aliasing filter before the analog-to-digital converter (ADC). The VCA8500 integrates such an anti-aliasing filter in the form of a programmable low-pass filter (LPF) for each channel. The LPF is designed as a differential, active, second-order filter that approximates a Butterworth characteristic, with typically 12dB per octave roll-off. Figure 63 shows the simplified schematic of half the differential active low-pass filter. Programmable through the serial interface, the –3dB frequency corner can be set to either 10MHz or 15MHz. The filter is set for all channels simultaneously.

Figure 63. Clamping Stage and Low-Pass Filter (Simplified Schematic)

APPLICATION INFORMATION

ANALOG INPUT AND LNA

While the LNA is designed as a fully differential frequency-dependent voltage divider. Moreover, the
amplifier, it is optimized to perform a single-ended
input to differential output conversion. A simplified
schematic of the LNA inputs through 8kΩ resistors. In addition, the The LNA of the VCA8500 uses the benefits of a
dedicated signal input (IN pin) includes a pair of bipolar process technology to achieve an dedicated signal input (IN pin) includes a pair of bipolar process technology to achieve an
back-to-back diodes that provide a coarse input exceptionally low-noise voltage of 0.7nV/ \overline{Hz} , and a back-to-back diodes that provide a coarse input exceptionally low-noise voltage of 0.7nV/ \sqrt{Hz} , and a clamping function in case the input signal rises to low current noise of only 3pA/ \sqrt{Hz} . With these clamping function in case the input signal rises to very large levels, exceeding $0.7V_{PP}$. This input-referred noise specifications, the VCA8500 configuration prevents the LNA from being driven into achieves very low noise figure numbers over a wide configuration prevents the LNA from being driven into a severe overload state, which may otherwise cause range of source resistances and frequencies (see
an extended overload recovery time. The integrated Figure 26 in the Typical Characteristics). The optimal an extended overload recovery time. The integrated [Figure 26](#page-16-0) in the Typical Characteristics). The optimal diodes are designed to handle a dc current of up to noise power matching is achieved for source diodes are designed to handle a dc current of up to noise power matching is approximately 5mA. Depending on the application impedances of around 200 Ω . approximately 5mA. Depending on the application requirements, the system overload characteristics
may be improved by adding external Schottky diodes
at the LNA input, as shown in Figure 64.
[Characteristic](#page-12-0) graphs; the input-referred noise voltage

input $(V_{BL}$ pin) is internally decoupled by a small measured capacitor. Furthermore, for each input channel, a capacitor. Furthermore, for each input channel, a separate V_{BL} pin is brought out for external bypassing. This bypassing should be done with a **Noise Figure versus Source Resistance (RS)** small, 0.1µF (typical) ceramic capacitor placed in **^R^S (Ω) NOISE FIGURE (dB)** close proximity to each V_{BL} pin. Attention should be given to provide a low-noise analog ground for this bypass capacitor. A noisy ground potential may cause noise to be picked up and injected into the signal path, leading to higher noise levels.

The LNA closed-loop architecture is internally compensated for maximum stability without the need of external compensation components (inductors or capacitors). At the same time, the total input capacitance is kept to a minimum with only 30pF.

This architecture minimizes any loading of the signal source that may otherwise lead to a
frequency-dependent-voltage-divider.-Moreover,-the

As Figure 64 also shows, the complementary LNA is derived by dividing the output-referred noise by the input (V_{Pl}) pin) is internally decoupled by a small measured gain at each point along the gain control

OVERLOAD RECOVERY

The VCA8500 is designed in particular for ultrasound
applications where the front-end device is required to
recover very quickly from an overload condition. Such
an overload can either be the result of a transmit
pulse fe pair of back-to-back diodes to prevent severe As Figure 65 shows, the front-end circuitry should be overload of the LNA. Figure 65 illustrates an capacitively coupled to the LNA signal input (IN). This ultrasound receive channel front-end that includes coupling ensures that the LNA input bias voltage of ultrasound receive channel front-end that includes typical external overload protection elements. Here, +2.4V is maintained and decoupled from any other four high-voltage switching diodes are configured in a biasing voltage before the LNA.
bridge configuration and form the transmit/receive bridge configuration and form the transmit/receive

(T/R) switch. During the transmit period, high voltage

pulses from the pulser are applied to the transducer

elements and the T/R switch isolates the sensitive

LNA inpu potentially overload the receiver. Therefore, an additional pair of clamping diodes is placed between the T/R switch and the LNA input. In order to clamp the over-voltage to small levels, Schottky diodes (such as the BAS40 series by Infineon[®]) are commonly used. For example, clamping to levels of ±0.3V can significantly reduce the overall overload recovery performance. The T/R switch characteristics

SBOS390A–JANUARY 2008–REVISED MARCH 2008

are largely determined by the biasing current of the diodes, which can be set by adjusting the 3kΩ
resistor values; for example, setting a higher current

Figure 65. Typical Input Overload Protection Circuit of an Ultrasound System

VCA—GAIN CONTROL

The attenuator (VCA) for each of the eight channels
of the VCA8500 is controlled by a single-ended
control signal input, the V_{CNTRL} pin. The control
voltage to +1.2V in order to minimize the
voltage range spans from 0V 0V, and minimum attenuation (maximum gain) at V_{CNTRL} = 1.2V. Table 12 shows the nominal gains for each of the four PGA gain settings. The total gain range is typically 46dB and remains constant independent of the PGA selected; the *Max Gain* column reflects the absolute gain of the full signal path comprised of the fixed LNA gain of 20dB and the programmable PGA gain.

Table 12. Nominal Gain Control Ranges for Each of the Four PGA Gain Settings

As previously discussed, the VCA architecture uses eight attenuator segments that are equally spaced in order to approximate the linear-in-dB gain-control **Figure 66. External Filtering of the V_{CNTL} Input** slope. This approximation results in a monotonic slope; gain ripple is typically less than ±0.5dB.

The VCA8500 gain-control input has a –3dB bandwidth of approximately 1.5MHz. This wide The output stage of the VCA8500 delivers a
bandwidth although useful in many applications can differential output signal that swings symmetrically bandwidth, although useful in many applications, can differential output signal that swings symmetrically allow high-frequency noise to modulate the gain around a fixed common-mode output voltage of
control input In practice this modulation can easily 41.65V. The design of the output stage includes a control input. In practice, this modulation can easily $+1.65V$. The design of the output stage includes a
be avoided by additional external filtering (B_E and C_E) common-mode control loop to hold the output be avoided by additional external filtering (R_F and C_F) of the control input, as Figure 66 shows. Stepping the control voltage from 0V to 1.2V, the gain control operating conditions. At the same time the output control of
response time is typically less than 500ns to settle offset and drift are kept to a minimum, allowing the response time is typically less than 500ns to settle offset and drift are kept to a minimum, allowing the vert
within 10% of the final signal level of a 1V_{pp} output. VCA8500 to be dc-coupled directly to other devices within 10% of the final signal level of a $1V_{PP}$ output.

The control voltage input $(V_{\text{CNTRL}}$ pin) represents a $VCA8500$ drives devices with a non-matching input high-impedance input. Multiple VCA8500 devices can common-mode level small ac-coupling canacitors be connected in parallel with no significant loading effects using the V_{CNTRL} pin of each device. Note that when the V_{CMTRL} pin is left unconnected, it floats up lt should be noted, however, that unlike many other to a notential of about $\pm 3.7V$ For any voltage level high-speed operational amplifiers, the VCA8500 is to a potential of about +3.7V. For any voltage level high-speed operational amplifiers, the VCA8500 is
above 1.2V and up to 5.0V, the VCA continues to designed to drive a typical output load of 1kQ above 1.2V and up to 5.0V, the VCA continues to operate at its minimum attenuation level; however, it single-ended (from each output to ground) or 2kΩ is recommended to limit the voltage to approximately. 1.5V or less. should not represent a limitation; many high-speed

When the VCA8500 operates in CW mode, the

OUTPUT

common-mode voltage stable over a wide range of operating conditions. At the same time the output (such as an ADC). In cases where the output of the common-mode level, small ac-coupling capacitors (for instance, 0.1μ F) should be used.

ADCs have input impedances in the $k\Omega$ range. For the VCA8500 to maintain the ability to provide the full $2V_{PP}$ output swing, however, it is recommended to keep the output loading to 800Ω, single-ended (1.6kΩ differential), or higher. In addition, care should be taken to keep the capacitive loading of the outputs to

a minimum (C_{LOAD} ≤ 18pF, differential). The user uses sampling rates of up to 40MSPS. Here, the ratio should examine all factors that contribute to the total of the bandwidth (BW) to the Nyquist frequency (f_S/2) should examine all factors that contribute to the total load $(R_{LTOTAL} = R_L + X_L)$. Depending on the overall system requirements, trade-offs can be made compromise between the passband area and the stop between the output loading and the desired distortion band attenuation. Choosing the lower 10MHz levels and output swing. bandwidth setting may be considered if the sampling

INTERFACING TO ADCs

bandwidth can potentially improve the noise floor. The VCA8500 is ideally suited to drive the [ADS5281](http://focus.ti.com/docs/prod/folders/print/ads5281.html), a low-power, octal, 12-bit ADC that can be operated at sampling rates of up to 50MSPS. The VCA outputs can be directly connected the ADC inputs without the need for any external components, as shown in Figure 67. Observing proper layout considerations, the two devices can be placed in close proximity to each other and allow for a very compact printed circuit board (PCB) layout.

The ADS5281 features many performance characteristics that make it an excellent choice for ultrasound systems: low channel power of only 55mW/ch (at 40MSPS); high signal-to-noise ratio of 70dB; and fast overload recovery time of only one clock cycle. The VCA8500 can be configured to complement this level of performance by choosing the most suitable amplification setting of the post-gain the most suitable amplification setting of the post-gain **Figure 68. Normalized Frequency Response of the** amplifier. For example, the ADS5281 has a full-scale **10MHz and 15MHz Low-Pass Filter** input of $2V_{PP}$ and an input-referred noise of approximately 50nV/√Hz. In order to achieve the highest combined dynamic range performance, the PGA gain can be set to 20dB. With this gain setting, The VCA8500 integrates many of the elements
the output-referred noise is dominated by the noise
contribution of the attenuator and PGA and remains
necessary to allow for the implementation of a CW contribution of the attenuator and PGA and remains and recessary to allow for the implementation of a CW
constant over most of the gain control range doppler processing circuit, such as a V/I converter for constant over most of the gain control range applier processing circuit, such as a V/I converter for constant over $\frac{1}{2}$ Control rate bigh end of each channel and a cross-point switch matrix with an (approximately 65nV/ \sqrt{Hz}). Only at the high end of each channel and a cross-point switch ma
the gain, control range does the LNA and 8-input into 10-output (8×10) configuration. the gain control range does the LNA and source-related noise contribution become the In order to switch the VCA8500 from the default TGC prevailing factor. Higher gain PGA settings may be mode operation into CW mode, bit D5 of the control chosen to interface to lower resolution ADCs that register must be updated to low ('0'). This setting also
have a higher noise floor.

ADS5281 Without the Need for External can deliver a signal current up to 2.9mA_{pp}. **Components**

Figure 68 shows the normalized frequency response of the low-pass filter. The 15MHz bandwidth is intended to be the upper bandwidth for a system that

is approximately 0.75, which provides a good rate is reduced further, or if the input signal bandwidth is lower. In this case, the reduced noise

CW DOPPLER PROCESSING

enables access to all other registers that determine the switch matrix configuration (see the [Input Register](#page-8-0) [Bit Map](#page-8-0) tables). In order to process CW signals, the LNA internally feeds into a differential V/I amplifier stage. The transconductance of the V/I amplifier is typically 16.4mA/V with a 100mV_{PP} input signal. For proper operation, the CW outputs must be connected to an external bias voltage of +2.5V. Each CW output **Figure 67. The VCA8500 Can Be Interfaced to the** is designed to sink a small dc current of 0.9mA, and

The resulting signal current then passes through the After summing, the CW signal path further consists of 8×10 switch matrix. Depending on the programmed a high dynamic range mixer for down-conversion to configuration of the switch matrix, any V/I amplifier I/Q base-band signals. The I/Q signals are then current output can be connected to any of 10 CW band-limited (that is, low-frequency contents are outputs. This design is a simple current-summing removed) in a filter stage that precedes a pair of circuit such that each CW output can represent the high-resolution, low sample rate ADCs. sum of any or all of the channel currents. The CW outputs are typically routed to a passive LC delay line, allowing coherent summing of the signals.

removed) in a filter stage that precedes a pair of

POWER SUPPLIES

small current (typically 1.5mA) from the $+5V$ supply. voltage setting, input signal level, PD pin toggle time, S witching into the CW mode, the internal V/I and duty cycle primarily affect the wake-up response Switching into the CW mode, the internal V/I and duty cycle primarily affect the wake-up response amplifiers are then powered from the +5V rails as time. Therefore, the user should evaluate the amplifiers are then powered from the $+5V$ rails as time. Therefore, the user should evaluate the well, raising the operating current on the $+5V$ rail. At VCA8500 performance under the desired system well, raising the operating current on the $+5V$ rail. At $VCA8500$
the same time, the post-gain amplifiers (PGA) are conditions. the same time, the post-gain amplifiers (PGA) are

All supply rails for the VCA8500 should be clean, function is controlled through the PD pin (pin 49), All inversion by the unit of the VCA8500 should be clean, function is designed to interface to +3.3V low-voltage low-noise, analog supplies. This consideration which is designed to interface to +3.3V low-voltage includes the +3.3V digital supply DVDD (pin 59) that logic. For normal operation, the PD pin should be tied connects to the internal logic blocks of the VCA8500. It all algic low ('0'); pulling this pin high ('1') places t connects to the internal logic blocks of the VCA8500. to a logic low ('0'); pulling It is recommended to tie the DVDD pin to the same It is recommended to tie the DVDD pin to the same +3.3V analog supply as the AVDD1 pins, rather than
a different +3.3V rail that may also power other logic
devices in the system. Transients and noise the VCA8500 can be placed in shutdown
generated by those devices can cou

package that includes a PowerPAD on its backside, powered-down, causing the bypass capacitors to be the primary function of the PowerPAD is to provide a discharged. Consequently, the wake-up time depends the primary function of the PowerPAD is to provide a discharged. Consequently, the wake-up time depends solid around reference point. Care should be taken to largely on the time needed to charge the bypass solid ground reference point. Care should be taken to largely on the time needed to charge the bypass
use this package pad during the PCB layout phase as capacitors back up. Another factor is the elapsed time use this package pad during the PCB layout phase as the main ground return point. The VCA8500 spends in shutdown mode.

POWER-DOWN MODES

The VCA8500 features two power-down modes—a standby mode and a shutdown mode. The standby mode function allows the VCA8500 to be rapidly placed in a low-power state. When in this mode, most amplifiers in the signal path are powered-down, while the internal references remain active. This state ensures that the external bypass capacitors retain the

respective charges, minimizing the wake-up response The VCA8500 operates on two supply rails, a +3.3V
and a +5V supply. At initial power-up, the part
operates in the TGC mode, with the registers in the
default configurations (see [Table 2](#page-8-0)).
In TGC mode, only the VCA (attenu In TGC mode, only the VCA (attenuator) draws a instantaneous $(\leq 0.2\mu s)$. Factors such as the control small current (typically 1.5mA) from the +5V supply. voltage setting, input signal level, PD pin toggle time,

powered down, reducing the current consumption on
the +3.3V rail (refer to the [Electrical Characteristics](#page-2-0)
table for details).
All supply rails for the VCA8500 should be clean, function is controlled through the PD pin (pin

While the VCA8500 uses a thermally-enhanced QFN (including references) within the VCA8500 are

(1) V_{CONTROL} : Values for R₁ and C₄ should be selected for a desired time constant.

(2) Optional components: Values for R_2 to R_{17} and C_{37} to C_{44} should be selected based on the analog-to-digital converter selected.

(3) The +3.3V supply connections for DVDD and AVDD1 should be joined to a low-noise +3.3V system supply. Consider filtering any supply noise with an LC filter.

Figure 70. Typical Connection Diagram

www.ti.com

Texas TRUMENTS

GROUNDING AND BYPASSING

The VCA8500 uses a thermally-enhanced QFN capacitor values, typically 0.1μ F. For best results package, with an exposed PowerPAD on the back side of the package. This backside pad is the only 402 and place them as clo be connected to a low-noise system ground plane. All bypassing and power supplies for the VCA8500 should be referenced to this ground point.

All supply pins should be bypassed with 0.1μ F and the use of ground planes are particularly ceramic chip capacitors (size 0603 or smaller). In important for high-frequency designs. Achieving ceramic chip capacitors (size 0603 or smaller). In order to minimize lead and trace inductance, the capacitors should be located as close to the supply
capacitors should be located as close to the supply
pins as possible. lower frequencies, may also be used on the main More details on the PowerPAD PCB layout and supply pins. They can be placed on the PCB in assembly process can be found in the Texas supply pins. They can be placed on the PCB in proximity to (less than 0.5in, or 12.7mm from) the Instruments Application Reports, *Power-Pad*

The VCA8500 internally generates a number of
reference voltages, such as the bias voltages (VB1
through VB6). Note that in order to achieve the best [\(www.ti.com](http://www.ti.com)). low-noise performance, VB1 (pin 13) must be bypassed with a capacitor value of at least 1µF; the recommended value is 2.2µF. All other designated

reference pins can be bypassed with smaller

BOARD LAYOUT

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly

Thermally-Enhanced Package [\(SLMA002\)](http://focus.ti.com/general/docs/techdocsabstract.tsp?abstractName=slma002a), and
QFN/SON PCB Attachment (SLUA271A). These

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

RGC 64 VQFN - 1 mm max height

9 x 9, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224597/A

PACKAGE OUTLINE

RGC0064H VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGC0064H VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGC0064H VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated