

4K X20C04 512 x 8 Bit

Nonvolatile Static RAM

FEATURES

- High reliability
 - Endurance: 1,000,000 nonvolatile store operations
 - -Retention: 100 years minimum
- Power-on recall
 - —EEPROM data automatically recalled into SRAM upon power-up
- Lock out inadvertent store operations
- Low power CMOS
 - -Standby: 250μA
- Infinite EEPROM array recall, and RAM read and write cycles
- Compatible with X2004


DESCRIPTION

The Xicor X20C04 is a 512 x 8 NOVRAM featuring a static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (EEPROM). The X20C04 is fabricated with advanced CMOS floating gate technology to achieve low power and wide power-supply margin. The X20C04 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, EPROMs, and EEPROMs.


The NOVRAM design allows data to be easily transferred from RAM to EEPROM (store) and EEPROM to RAM (recall). The store operation is completed in 5ms or less and the recall operation is completed in 5µs or less.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from EEPROM, and a minimum 1,000,000 store operations to the EEPROM. Data retention is specified to be greater than 100 years.

BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

Description
Address inputs
Data input/output
Write enable
Chip enable
Output enable
Nonvolatile enable
+5V
Ground
No connect

PIN DESCRIPTIONS

Addresses (A₀-A₈)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of \overline{CE} , \overline{WE} , or \overline{NE} .

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X20C04 through the I/O pins. The I/O pins are placed in the high impedance state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH or when $\overline{\text{NE}}$ is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to both the static RAM and stores to the EEPROM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls all accesses to the EEPROM array (store and recall functions).

DEVICE OPERATION

The $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$ inputs control the X20C04 operation. The X20C04 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ is HIGH, or when $\overline{\text{NE}}$ is LOW.

RAM Operations

RAM read and write operations are performed as they would be with any static RAM. A read operation requires CE and OE to be LOW with WE and NE HIGH. A write operation requires \overline{CE} and \overline{WE} to be LOW with \overline{NE} HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X20C04.

Nonvolatile Operations

With NE LOW, recall operation is performed in the same manner as RAM read operation. A recall operation causes the entire contents of the EEPROM to be written into the RAM array. The time required for the operation to complete is 5µs or less. A store operation causes the entire contents of the RAM array to be stored in the nonvolatile EEPROM. The time for the operation to complete is 5ms or less.

Power-Up Recall

Upon power-up (V_{CC}), the X20C04 performs an automatic array recall. When V_{CC} minimum is reached, the recall is initiated, regardless of the state of $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$.

Write Protection

The X20C04 has five write protect features that are employed to protect the contents of both the nonvolatile memory and the RAM.

- V_{CC} Sense—All functions are inhibited when V_{CC} is
- A RAM write is required before a Store Cycle is initiated.
- Write Inhibit—Holding either OE LOW, WE HIGH, CE HIGH, or NE HIGH during power-up and powerdown will prevent an inadvertent store operation.
- Noise Protection—A combined WE, NE, OE and CE pulse of less than 20ns will not initiate a Store Cycle.
- Noise Protection—A combined WE, NE, OE and CE pulse of less than 20ns will not initiate a recall cycle.

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
>> (N/A	Center Line is High Impedance

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	-65°C to +135°C
Storage temperature	–65°C to +150°C
Voltage on any pin with	
respect to V _{SS}	1V to +7V
D.C. output current	10mA
Lead temperature (soldering, 10 second	nds 300°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	–55°C	+125°C

Supply Voltage	Limits
X20C04	5V ±10%

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

		Limits			
Symbol	Parameter	Min. Max. Unit		Unit	Test Conditions
I _{CC1}	V _{CC} current (active)		100	mA	$\overline{NE} = \overline{WE} = V_{IH}$, $\overline{CE} = \overline{OE} = V_{IL}$, Address inputs = 0.4V/2.4V levels@ f = 5MHz. All I/Os = Open
I _{CC2}	V _{CC} current during store		10	mA	All inputs = V _{IH} , All I/Os = open
I _{SB1}	V _{CC} standby current (TTL input)		10	mA	$\overline{CE} = V_{IH}$, All other inputs = V_{IH} , All I/Os = open
I _{SB2}	V _{CC} standby current (CMOS input)		250	μΑ	All inputs = $V_{CC} - 0.3V$, All I/Os = open
ILI	Input leakage current		10	μΑ	V _{IN} = V _{SS} to V _{CC}
I _{LO}	Output leakage current		10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} ⁽¹⁾	Input LOW voltage	-1	0.8	V	
V _{IH} ⁽¹⁾	Input HIGH voltage	2	V _{CC} + 0.5	V	
V _{OL}	Output LOW voltage		0.4	V	I _{OL} = 2.1mA
V _{OH}	Output HIGH voltage	2.4		V	I _{OH} = -400μA

POWER-UP TIMING

Symbol	Parameter	Max.	Unit
t _{PUR} ⁽²⁾	Power-up to RAM operation	100	μs
t _{PUW} ⁽²⁾	Power-up to nonvolatile operation	5	ms

CAPACITANCE $T_A = +25$ °C, F = 1MHz, $V_{CC} = 5$ V

Symbol	Test	Max.	Unit	Conditions
C _{I/O} ⁽²⁾	Input/output capacitance	10	pF	V _{I/O} = 0V
C _{IN} ⁽²⁾	Input capacitance	6	pF	$V_{IN} = 0V$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.


ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Endurance	100,000	Data changes per bit
Store cycles	1,000,000	Store cycles
Data retention	100	Years

MODE SELECTION

CE	WE	NE	ŌĒ	Mode	I/O	Power
Н	Х	Х	Х	Not selected	d Output high Z St	
L	Н	Н	L	Read RAM	Read RAM Output data	
L	L	Н	Н	Write "1" RAM	Write "1" RAM Input data high	
L	L	Н	Н	Write "0" RAM	rite "0" RAM Input data low	
L	Н	L	L	Array recall	Output high Z	Active
L	L	L	Н	Nonvolatile storing	Output high Z	Active
L	Н	Н	Н	Output disabled	Output high Z	Active
L	L	L	L	Not allowed	Output high Z	Active
L	Н	L	Н	No operation	Output high Z	Active

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input and output timing levels	1.5V

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)


Read Cycle Limits

		X20C04-15 X20C04-20		X20C04-20		X20C04-25		X20C04		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read cycle time	150		200		250		300		ns
t _{CE}	Chip enable access time		150		200		250		300	ns
t _{AA}	Address access time		150		200		250		300	ns
t _{OE}	Output enable access time		50		70		100		150	ns
t _{LZ} ⁽³⁾	Chip enable to output in low Z	0		0		0		0		ns
t _{OLZ} (3)	Output enable to output in low Z	0		0		0		0		ns
t _{HZ} (3)	Chip disable to output in high Z		80		100		100		100	ns
t _{OHZ} (3)	Output disable to output in high Z		80		100		100		100	ns
t _{OH}	Output hold from address change	0		0		0		0		ns

Note: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with $C_L = 5pF$ from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

Read Cycle

REV 1.0 6/21/00




Write Cycle Limits


		X20C04-15		X20C04-20		X20C04-25		X20C04		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write cycle time	150		200		250		300		ns
t _{CW}	Chip enable to end of write input	150		200		250		300		ns
t _{AS}	Address setup time	0		0		0		0		ns
t _{WP}	Write pulse width	100		120		150		200		ns
t _{WR}	Write recovery time	0		0		0		0		ns
t _{DW}	Data setup to end of write	100		120		150		200		ns
t _{DH}	Data hold time	0		0		0		0		ns
t _{WZ} ⁽⁴⁾	Write enable to output in high Z		80		100		100		100	ns
t _{OW} ⁽⁴⁾	Output active from end of write	5		5		5		5		ns
t _{OZ} ⁽⁴⁾	Output enable to output in high Z		80		100		100		100	ns

Note: (4) $t_{WZ},\,t_{OW},$ and t_{OZ} are periodically sampled and not 100% tested.

WE Controlled Write Cycle



CE Controlled Write Cycle




STORE CYCLE LIMITS

		X20C04-15		X20C04-20		X20C04-25		X20C04		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{STC}	Store cycle time	7	5		5		5		5	ms
t _{SP}	store pulse width	100		120		150		200		ns
t _{NHZ}	Nonvolatile enable to output in HIGH Z		80		100		100		100	ns
t _{OEST}	Output enable from end of store	10		10		10		10		ns
t _{SOE}	OE disable to store function	20		20		20		20		ns
t _{NS}	NE setup time from WE	0		0		0		0		ns

Note: (5) X20C04 V_{CC} min. = 4.5V The Store Pulse Width (t_{SP}) is a minimum time that \overline{NE} , \overline{WE} and \overline{CE} must be LOW simultaneously.

Store Timing




ARRAY RECALL CYCLE LIMITS

		X20C04-15		X20C04-20		X20C04-25		X20C04		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RCC}	Array recall cycle time		5		5		5		5	μs
t _{RCP} (6)	Recall pulse width to initiate recall	0.1	1	0.12	1	0.15	1	0.2	1	μs
t _{RWE}	WE setup time to NE	0		0		0		0		ns

Note: (6) The Recall Pulse Width (t_{RCP}) is a minimum time that \overline{NE} , \overline{OE} and \overline{CE} must be LOW simultaneously to insure data integrity, \overline{NE} and \overline{CE} .


X20C04

Array Recall Cycle






28-Lead Hermetic, CerDIP, Package Code D28





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Characteristics subject to change without notice.

28-Lead Plastic, PDIP, Package Code P28








NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

32-Pad Hermetic, LCC, Package Code E32




NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NLT ±0.005 (0.127)

Characteristics subject to change without notice.


32-Lead Plastic, PLCC, Package Code J32



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

Ordering Information



LIMITED WARRANTY

©Xicor, Inc. 2001 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

COPYRIGHTS AND TRADEMARKS

Xicor, Inc., the Xicor logo, E²POT, XDCP, XBGA, AUTOSTORE, Direct Write cell, Concurrent Read-Write, PASS, MPS, PushPOT, Block Lock, IdentiPROM, E²KEY, X24C16, SecureFlash, and SerialFlash are all trademarks or registered trademarks of Xicor, Inc. All other brand and product names mentioned herein are used for identification purposes only, and are trademarks or registered trademarks of their respective holders.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.