

FQD2N60C/FQU2N60C 600V N-Channel MOSFET

Features

- 1.9A, 600V, $R_{DS(on)} = 4.7\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 8.5 nC)
- Low Crss (typical 4.3 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability


Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.







Absolute Maximum Ratings

Symbol	Parameter		FQD2N60C / FQU2N60C	Units
V _{DSS}	Drain-Source Voltage		600	V
I _D	Drain Current - Continuous (T _C = 25°C)		1.9	А
	- Continuous (T _C = 100°C)	1.14	А	
I _{DM}	Drain Current - Pulsed	(Note 1)	7.6	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		120	mJ
I _{AR}	Avalanche Current	(Note 1)	1.9	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	4.4	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5	V/ns
P_{D}	Power Dissipation (T _A = 25°C)*		2.5	W
	Power Dissipation (T _C = 25°C)		44	W
	- Derate above 25°C		0.35	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C	
T _L	Maximum lead temperature for soldering purpos 1/8" from case for 5 seconds	300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.87	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient*		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQD2N60C	FQD2N60C	D-PAK	-	-	
FDU2N60C	FDU2N60C	I-PAK	-	-	

Electrical Characteristics $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charac	cteristics					l
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	600			V
$\Delta BV_{DSS}/$ ΔT_J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.6		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 600 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 480 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Charac	teristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 0.95 A		3.6	4.7	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 0.95 A (Note 4)		5.0		S
Dynamic C	Characteristics					
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V,		180	235	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		20	25	pF
C _{rss}	Reverse Transfer Capacitance			4.3	5.6	pF
Switching	Characteristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 300 V, I _D = 2 A,		9	28	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		25	60	ns
t _{d(off)}	Turn-Off Delay Time			24	58	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		28	66	ns
Qg	Total Gate Charge	V _{DS} = 480 V, I _D = 2 A,		8.5	12	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		1.3		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		4.1		nC
Drain-Sou	rce Diode Characteristics and Maximum	n Ratings				
I _S	Maximum Continuous Drain-Source Diod	e Forward Current			1.9	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Fo	rward Current			7.6	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.9 A			1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 2 A,		230		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$ (Note 4)		1.0		μC

Notes

- ${\bf 1.}\ {\bf Repetitive}\ {\bf Rating: Pulse\ width\ limited\ by\ maximum\ junction\ temperature}$
- 2. L = 56mH, I $_{AS}$ = 2A, V $_{DD}$ = 50V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C
- 3. $I_{SD} \le 2A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting T_J = $25^{\circ}C$
- 4. Pulse Test : Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$
- 5. Essentially independent of operating temperature

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Typical Drain Current Slope vs. Gate Resistance

Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature







Figure 12. Typical Drain-Source Voltage Slope vs. Gate Resistance




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms








Mechanical Dimensions D-PAK 6.60 ± 0.20 0.70 ± 0.20 5.34 ± 0.30 2.30 ± 0.10 (0.50)(4.34)(0.50) 0.50 ± 0.10 0.60 ± 0.20 6.10 ± 0.20 $0.91 \,\pm\! 0.10$ 9.50 ±0.30 2.70 ± 0.20 MIN0.55 0.80 ± 0.20 0.89 ±0.10 MAX0.96 0.76 ± 0.10 0.50 ± 0.10 1.02 ±0.20 2.30TYP 2.30TYP [2.30±0.20] [2.30±0.20] 2.30 ±0.20 6.60 ± 0.20 (5.34)(5.04)(0.70)(0.90)(1.00)(1.50)(3.05) 6.10 ± 0.20 (2XR_{0.25}) 9.50 ±0.30 2.70 ± 0.20 0.76 ±0.10 **Dimensions in Millimeters**

Mechanical Dimensions (Continued)

I-PAK







Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	IntelliMAX™	POP™	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT TM	GlobalOptoisolator™	MicroFET™	PowerTrench [®]	SuperSOT™-6
DOME™	GTO™	MicroPak™	QFET [®]	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E ² CMOS™	I ² C™	MSX™	QT Optoelectronics™	TinyLogic [®]
EnSigna™	i-Lo™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	OCX™	RapidConfigure™	TruTranslation™
FACT Quiet Series™		OCXPro™	RapidConnect™	UHC™
Across the board. Arour The Power Franchise® Programmable Active D		OPTOLOGIC [®] OPTOPLANAR™ PACMAN™	μSerDes™ SILENT SWITCHER [®] SMART START™	UltraFET [®] UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I15

Search:

Go

DATASHEETS, SAMPLES, BUY

TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Home >> Find products >>

FQU2N60C

600V N-Channel Advance QFET C-Series

Contents

•General description

Qualification Support

- Features
- Product status/pricing/packaging
- Order Samples

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

back to top

Features

- 1.9A, 600V, $R_{DS(on)} = 4.7\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 8.5 nC)
- Low Crss (typical 4.3 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**

FQU2N60CTLTU	Full Production	Full Production	\$0.56	TO-251(IPAK)	3	RAIL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) &E& 3 (3-Digit Date Code) Line 2: FQU Line 3: 2N60C
FQU2N60CTU	Full Production	Full Production	\$0.63	TO-251(IPAK)	3	RAIL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &E& 3 (3-Digit Date Code) Line 2: FQU Line 3: 2N60C

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQU2N60C is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Product			
FQU2N60CTLTU			
FQU2N60CTU			

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |