N-Channel Shielded Gate POWERTRENCH® MOSFET

80 V, 50 A, 10.9 m Ω

General Description

This N-Channel MV MOSFET is produced using ON Semiconductor's advanced PowerTrench process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 10.9 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 16 \text{ A}$
- Max $R_{DS(on)} = 18.4 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 13 \text{ A}$
- 50% Lower Q_{rr} than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Primary DC–DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V_{DS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I _D		50 32 11 200	Α
E _{AS}	E _{AS} Single Pulse Avalanche Energy (Note 3)		mJ
P _D Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)		52 2.3	W
T _J , T _{STG}	T _J , T _{STG} Operating and Storage Junction Temperature Range		°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®

www.onsemi.com

V _{DS}	R _{DS(ON)} MAX	I _D MAX
80 V	10.9 mΩ @ 10 V	50 A
	18.4 m Ω @ 4.5 V	



N-CHANNEL MOSFET



Power 33 (PQFN8) CASE 483AX

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code FDMC010N08LC = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	

ELECTRIC	CAL CHARACTERISTICS (T _J = 25°C u	nless otherwise noted)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, referenced to $25^{\circ}C$		76		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
ON CHARAC	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 90 \mu A$	1.0	1.3	3.0	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 90 \mu A$, referenced to 25°C		- 5		mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 16 A		8.9	10.9	mΩ
		V _{GS} = 4.5 V, I _D = 13 A		12.5	18.4	1
		V _{GS} = 10 V, I _D = 16 A, T _J = 125°C		15.0	17.6	1
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 16 A		55		S
YNAMIC C	HARACTERISTICS	•	•			
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		1525	2135	pF
C _{oss}	Output Capacitance			369	515	pF
C _{rss}	Reverse Transfer Capacitance			20	30	pF
Rg	Gate Resistance		0.1	0.3	0.7	Ω
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_D = 16 \text{ A}, V_{GS} = 10 \text{ V},$		8	16	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$		3	10	ns
t _{d(off)}	Turn-Off Delay Time			27	44	ns
t _f	Fall Time			5	10	ns
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 40 \text{ V}, I_{D} = 16 \text{ A}$		22	31	nC
		$V_{GS} = 0 \text{ V to } 4.5 \text{ V}, V_{DD} = 40 \text{ V},$ $I_D = 16 \text{ A}$		11	15	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V, I _D = 16 A		3		nC
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = 40 V, I _D = 16 A		3		nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V		21		nC
Q _{sync}	Total Gate Charge Sync	V _{DS} = 0 V, I _D = 16 A		19.5		nC


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
DRAIN-SOURCE DIODE CHARACTERISTICS									
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A (Note 2)		0.7	1.2	V			
		V _{GS} = 0 V, I _S = 16 A (Note 2)		0.8	1.3				
t _{rr}	Reverse Recovery Time	I _F = 16 A, di/dt = 300 A/μs		15	27	ns			
Q _{rr}	Reverse Recovery Charge			18	33	nC			
t _{rr}	Reverse Recovery Time	I _F = 16 A, di/dt = 1000 A/μs		12	21	ns			
Q _{rr}	Reverse Recovery Charge			38	61	nC			


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR–4 material. $R_{\theta CA}$ is determined by the user's board design.

NOTES:



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
 E_{AS} of 96 mJ is based on starting T_J = 25°C; N-ch: L = 3 mH, I_{AS} = 8 A, V_{DD} = 80 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 24 A.
 Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
FDMC010N08LC	FDMC010N08LC	Power 33 (PQFN8) (Pb-Free / Halogen Free)	13″	12 mm	3000 Units

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



(z)

D2


PQFN8 3.3X3.3, 0.65PCASE 483AX ISSUE B


DATE 24 JUN 2022



- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. BA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.

DIM	IV	IILLIMET	ERS	
	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00	ı	0.05	
A3	().20 REF		
b	0.27	0.32	0.37	
D	3,20	3.30	3.40	
D2	2.17	2.27	2.37	
Е	3.20	3.30	3.40	
E2	1.84	1.94	2.04	
е	0.65 BSC			
e1	1.95 BSC			
L	0.40	0.50	0.60	
L4	0.34 REF			
z	0.52 REF			





DETAIL A

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

-2.37 MIN →

l	DESCRIPTION:	PQFN8 3.3X3.3, 0.65P		PAGE 1 OF 1
ı	DOCUMENT NUMBER:	98AON13673G	Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales