

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer





FAN53600 / FAN53610 3 MHz, 600 mA / 1A Synchronous Buck Regulator

Features

- 600 mA or 1 A Output Current Capability
- 26 μA Typical Quiescent Current
- 3 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 2.3 V to 5.5 V Input Voltage Range
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Optional Output Discharge
- 6-Bump WLCSP, 0.4 mm Pitch

Applications

- 3G, 4G, WiFi[®], WiMAX[™], and WiBro[®] Data Cards
- Tablets
- DSC, DVC
- Netbooks[®], Ultra-Mobile PCs

All trademarks are the property of their respective owners.

Description

The FAN53600/10 is a 3 MHz step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of 97%.

The regulator operates at a nominal fixed frequency of 3 MHz, which reduces the value of the external components to as low as 1 μH for the output inductor and 10 μF for the output capacitor. In addition, the Pulse-Width Modulation (PWM) modulator can be synchronized to an external frequency source.

At moderate and light-loads, Pulse Frequency Modulation (PFM) is used to operate the device in Power-Save Mode with a typical quiescent current of 26 $\mu A.$ Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 3 MHz. In Shutdown Mode, the supply current drops below 1 $\mu A,$ reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM Mode can be disabled using the MODE pin.

The FAN53600/10 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application

Ordering Information

Part Number	Output Voltage ⁽¹⁾	Max. Output Current	Active Discharge ⁽²⁾	Package	Temperature Range	Packing
FAN53600AUC28X	2.8 V	600 mA	Yes			
FAN53610AUC29X	2.9 V	1 A	Yes		−40 to +85°C	Tape and Reel
FAN53610AUC30X	3.0 V	1 A	Yes	WLCSP-6, 0.4 mm Pitch		
FAN53600AUC33X	3.3 V	600 mA	Yes	0.11111111111111		11001
FAN53610AUC33X	3.3 V	1 A	Yes			

Notes:

- 1. Other voltage options available on request. Contact a Fairchild representative.
- 2. All voltage and output current options are available with or without active discharge. Contact a Fairchild representative.

Pin Configurations




Figure 2. Bumps Facing Down

Figure 3. Bumps Facing Up

Pin Definitions

Pin#	Name	Description
A1	MODE	MODE . Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically switch to PFM Mode during light loads. The regulator also synchronizes its switching frequency to two times the frequency provided on this pin. Do not leave this pin floating.
B1	SW	Switching Node. Connect to output inductor.
C1	FB	Feedback. Connect to output voltage.
C2	GND	Ground. Power and IC ground. All signals are referenced to this pin.
B2	EN	Enable . The device is in Shutdown Mode when voltage to this pin is <0.4 V and enabled when >1.2 V. Do not leave this pin floating.
A2	VIN	Input Voltage. Connect to input power source.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Min.	Max.	Unit		
V _{IN}	Input Voltage	-0.3	7.0	V		
V _{SW}	Voltage on SW Pin	-0.3	$V_{IN} + 0.3^{(3)}$	V		
V _{CTRL}	EN and MODE Pin Voltage			$V_{IN} + 0.3^{(3)}$	V	
	Other Pins	-0.3	$V_{IN} + 0.3^{(3)}$	V		
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	2.0		kV	
E9D	Protection Level Charged Device Model per JESD22-C101		1.5		l KV	
TJ	Junction Temperature	-40	+150	°C		
T _{STG}	Storage Temperature	-65	+150	°C		
TL	Lead Soldering Temperature, 1	0 Seconds		+260	°C	

Note:

3. Lesser of 7 V or V_{IN}+0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter			Тур.	Max.	Unit
V _{CC}	Supply Voltage Range				5.5	V
	Output Current	FAN53600			600	mA
Гоит	Output Current	FAN53610	0		1	Α
L	Inductor			1		μН
C _{IN}	Input Capacitor			2.2		μF
C _{OUT}	Output Capacitor			10		μF
T _A	Operating Ambient Temperature				+85	°C
T_J	Operating Junction Temperature				+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards (no vias) in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A .

Symbol	Parameter	Typical	Unit
θ_{JA}	Junction-to-Ambient Thermal Resistance		°C/W

Electrical Characteristics⁽⁵⁾

Minimum and maximum values are at $V_{IN} = V_{EN} = 2.3$ V to 5.5 V, $V_{MODE} = 0$ V (AUTO Mode), and $T_A = -40$ °C to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at $T_A = 25$ °C, $V_{IN} = V_{EN} = 3.6$ V.


Symbol	Parameter		Conditions		Min.	Тур.	Max.	Unit	
Power S	upplies								
	Quiescent Current		No Load, Not Switch	hing		26		μΑ	
lα			PWM Mode		3		mA		
I _(SD)	Shutdown Supply	Current	$V_{IN} = 3.6 \text{ V}, \text{ EN} = G$	ND		0.25	1.00	μΑ	
V _{UVLO}	Under-Voltage Lo	ckout Threshold	Rising V _{IN}			2.15	2.27	V	
V _{UVHYST}	Under-Voltage Lo	ckout Hysteresis				200		mV	
Logic Inp	outs: EN and MOD	E Pins						-	
V _{IH}	Enable HIGH-Lev	el Input Voltage			1.2			V	
V _{IL}	Enable LOW-Leve	el Input Voltage			1)/		0.4	V	
V _{LHYST}	Logic Input Hyster	resis Voltage				100		mV	
I _{IN}	Enable Input Leak	age Current	Pin to V _{IN} or GND		N	0.01	1.00	μΑ	
Switchin	g and Synchroniz	ation		1					
f _{SW}	Oscillator Frequer	ncy ⁽⁴⁾	V _{IN} = 3.6 V, T _A = 25°C		2.7	3.0	3.3	MHz	
f _{SYNC}	MODE Synchronia		Square Wave at MC	DDE Input	1.3	1.5	1.7	MHz	
Regulation	on			1		1			
		2.800 V	$I_{LOAD} = 0$ to 600 mA	, V _{IN} = 3.8 V	2.702	N.	2.898		
			$I_{LOAD}=0$ to 600 mA, $V_{IN}=5.0\ V$		2.702		2.898	V	
		3.000 V	$I_{LOAD} = 0$ to 1000 mA, $V_{IN} = 3.8 \text{ V}$		2.797		3.003		
V	Output Voltage		$I_{LOAD} = 0$ to 1000 mA, $V_{IN} = 5.0 \text{ V}$		2.790		3.010		
Vo	Accuracy		$I_{LOAD} = 0$ to 1000 mA, $V_{IN} = 3.8 \text{ V}$		2.891		3.110		
			$I_{LOAD} = 0$ to 1000 mA, $V_{IN} = 5.0 \text{ V}$		2.891		3.110		
			$I_{\text{LOAD}} = 0$ to 1000 mA, $V_{\text{IN}} = 3.8 \ \text{V}$		3.171	1	3.430		
	3.300 V		$I_{LOAD} = 0$ to 1000 mA, $V_{IN} = 5.0 \text{ V}$		3.192		3.409		
tss	Soft-Start		V _{IN} = 3.8 V, I _{LOAD} = EN Rising Edge	10 mA, From	- /	180	300	μs	
Output D	river		LIVI Hollig Lage	<u> </u>					
	PMOS On Resistance		$V_{IN} = V_{GS} = 3.6 \text{ V}$	2		175		mΩ	
$R_{\text{DS}(\text{on})}$	NMOS On Resista	NMOS On Resistance		$V_{IN} = V_{GS} = 3.6 \text{ V}$		165		mΩ	
			FAN53600	$V_{IN} = 3.6 \text{ V},$	900	1100	1250	mA	
I _{LIM(OL)}	PMOS Peak Current Limit		FAN53610	$T_A = 25^{\circ}C$	1500	1750	2000	mA	
R _{DIS}	Output Discharge Resistance		EN = GND			230		Ω	
T_{TSD}	Thermal Shutdown		CCM Only			150		°C	
T _{HYS}	Thermal Shutdown Hysteresis		1			15		°C	

Notes:

- 4. Close-Loop Switching frequency may be limited by the effect of tops minimum (see Operation Description section).
- 5. The Electrical Characteristics table reflects open-loop data. Refer to Operation Description and Typical Characteristics Sections for closed loop data

Typical Performance Characteristics

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = 25^{\circ}\text{C}$.







Figure 4. Efficiency vs. Load Current and Input Voltage, Vout=3.3 V, Dotted for Decreasing Load

Figure 5. Efficiency vs. Load Current and Temperature V_{IN} =5 V, V_{OUT} =3.3 V, Dotted for FPWM







Figure 6. Efficiency vs. Load Current and Input Voltage, V_{OUT}=2.9 V, Dotted for Decreasing Load

Figure 7. Efficiency vs. Load Current and Temperature, V_{OUT}=2.9 V, Dotted for FPWM

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = 25$ °C.







Figure 8. ΔV_{OUT} (%) vs. Load Current and Input Voltage, V_{OUT} =2.9 V, Normalized to 3.6 V_{IN} , 500 mA Load, FPWM, Dotted for Auto Mode

Figure 9. ΔV_{OUT} (%) vs. Load Current and Input Voltage, V_{OUT} =3.3 V, Normalized to 3.6 V_{IN} , 500 mA Load, FPWM, Dotted for Auto Mode







Figure 10. PFM / PWM /100% Duty Cycle Boundary vs. Input Voltage, V_{OUT}=2.9 V

Figure 11. PFM / PWM /100% Duty Cycle Boundary vs. Input Voltage, V_{OUT}=3.3 V







Figure 12. Quiescent Current vs. Input Voltage and Temperature, V_{OUT}=2.9 V, EN=V_{IN} Solid, Dotted for EN=1.8 V

Figure 13. Quiescent Current vs. Input Voltage and Temperature, V_{OUT}=2.9 V, Mode=EN=V_{IN} (FPWM)


Unless otherwise noted, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = 25^{\circ}\text{C}$.



60 --- 4.2VIN. AUTO --- 5.0VIN, AUTO 4.2VIN. PWM 5.0VIN, PWM Output Ripple (mVpp) 40 30 20 10 0 200 600 1000 400 800 Load Current (mA)

Figure 14. Output Ripple vs. Load Current and Input Voltage, V_{OUT}=2.9 V, FPWM, Dotted for Auto Mode

Figure 15. Output Ripple vs. Load Current and Input Voltage, V_{OUT}=3.3 V, FPWM, Dotted for Auto Mode







Figure 16. Frequency vs. Load Current and Input Voltage, V_{OUT}=2.9 V, Auto Mode, Dotted for FPWM

Figure 17. Frequency vs. Load Current and Input Voltage, V_{OUT}=3.3 V, Auto Mode, Dotted for FPWM






Figure 18. Load Transient, V_{IN} =5 V, V_{OUT} =3.3 V, 10-200-10 mA, 100 ns Edge

Figure 19. Load Transient, V_{IN} =5 V, V_{OUT} =3.3 V, 200-800-200 mA, 100 ns Edge

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = 25^{\circ}\text{C}$.





Figure 20. Load Transient, V_{IN} =5 V, V_{OUT} =2.9 V, 10-200-10 mA, 100 ns Edge

Figure 21. Load Transient, V_{IN} =5 V, V_{OUT} =2.9 V, 200-800-200 mA, 100 ns Edge







Figure 22. Line Transient, 3.3-3.9-3.3 V_{IN} , 10 μs Edge, V_{OUT} =2.9 V, 58 mA Load

Figure 23. Line Transient, 3.3-3.9-3.3 V_{IN} , 10 μs Edge, V_{OUT} =2.9 V, 600 mA Load






Figure 24. Combined Line / Load Transient, V_{OUT} =2.9 V, 3.9-3.3-3.9 V_{IN} , 10 μ s Edge, 58-500-58 mA Load, 100 ns Edge

Figure 25. Startup, V_{OUT}=2.9 V, 50 Ω Load

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = 25^{\circ}C$.




Figure 26. Startup, V_{OUT} =2.9 V, 4.7 Ω Load

Operation Description

The FAN53600/10 is a 3 MHz, step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of 97%.

The regulator operates at a nominal fixed frequency of 3 MHz, which reduces the value of the external components to as low as 1 μH for the output inductor and 10 μF for the output capacitor. In addition, the PWM modulator can be synchronized to an external frequency source.

Control Scheme

The FAN53600/10 uses a proprietary, non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53600/10 operates in Discontinuous Conduction Mode (DCM), single-pulse, PFM Mode; which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, allowing for a smooth transition between DCM and CCM modes.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller ($26\,\mu\text{A}$) maintains high efficiency at very light loads, while preserving fast transient response for applications requiring tight output regulation.

100% Duty Cycle Operation

When V_{IN} approaches V_{OUT} , the regulator increases its duty cycle until 100% duty cycle is reached. As the duty cycle approaches 100%, the switching frequency declines due to the minimum off-time $(t_{\text{OFF(MIN)}})$ of about 40 ns imposed by the control circuit. When 100% duty cycle is reached, V_{OUT} follows V_{IN} with a drop-out voltage (V_{DROPOUT}) determined by the total resistance between V_{IN} and V_{OUT} as calculated by:

$$V_{DROPOUT} = I_{LOAD} \bullet (PMOS R_{DS(ON)} + DCR_L)$$
 (1)

Enable and Soft-Start

When EN is LOW, all circuits are off and the IC draws ~250 nA of current. When EN is HIGH and V_{IN} is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of 50 mV/ μs from $V_{\text{OUT}}=0$ to 1 V, then 12.5 mV/ μs until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM Mode is enabled to prevent current from being discharged from C_{OUT} if soft-start begins when C_{OUT} is charged.

All voltage options can be ordered with a feature that actively discharges FB to ground through a 230 Ω path when EN is LOW. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the internal reference is ramped using an exponential RC shape to prevent overshoot of the output voltage. Current limiting minimizes inrush during soft-start.

The IC may fail to start if heavy load is applied during startup and/or if excessive C_{OUT} is used. This is due to the current-limit fault response, which protects the IC in the event of an over-current condition present during soft-start.

The current required to charge C_{OUT} during soft-start, commonly referred to as "displacement current," is given as:

$$I_{DISP} = C_{OUT} \bullet \frac{dV}{dt} \tag{2}$$

where the $\frac{dV}{dt}$ term refers to the soft-start slew rate above.

To prevent shutdown during soft-start, the following condition must be met:

$$I_{DISP} + I_{LOAD} < I_{MAX(DC)}$$
 (3)

where $I_{\text{MAX(DC)}}$ is the maximum load current the IC is guaranteed to support.

Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if C_{OUT} is greater than 15 μF . Large C_{OUT} requires light initial load to ensure the FAN53600/10 starts appropriately. The IC shuts down for 1.3 ms when I_{DISP} exceeds I_{LIMIT} for more than 200 μs of current limit. The IC then begins a new soft-start cycle. Since C_{OUT} retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

MODE Pin

Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, with a frequency between 1.3 MHz and 1.7 MHz, the converter synchronizes its switching frequency to two times the frequency on the MODE pin.

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $V_{\text{IL}(\text{MAX})}$ or above $V_{\text{IH}(\text{MAX})}$ is 100 ns.

Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle by cycle. After 16 cycles of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 1.3 ms before attempting a restart.

If the fault was caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about 200 $\mu s.\,$

The closed-loop peak-current limit, $I_{\text{LIM}(PK)}$, is not the same as the open-loop tested current limit, $I_{\text{LIM}(OL)}$, in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current-limit comparator.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

Minimum Off-Time and Switching Frequency

t_{OFF(MIN)} is 40 ns. This imposes constraints on the maximum

$$\frac{V_{OUT}}{V_{IN}}$$
 that the FAN53600/10 can provide, or the maximum

output voltage it can provide at low V_{IN} while maintaining a fixed switching frequency in PWM Mode.

When V_{IN} is LOW, fixed switching frequency is maintained as long as:O

$$\frac{V_{OUT}}{V_{IN}} \le 1 - t_{OFF(MIN)} \bullet f_{SW} \approx 0.88$$

The switching frequency drops when the regulator cannot provide sufficient duty cycle at 3 MHz to maintain regulation. This occurs when $V_{OUT} > 0.85 \ V_{IN}$ at high load currents. The calculation for switching frequency is given by:

$$f_{SW} = \min\left(\frac{1}{t_{SW(MAX)}}, 3MHz\right) \tag{4}$$

where:

$$t_{SW(MAX)} = 40ns \bullet \left(1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}}\right) \tag{5}$$

where:

$$R_{OFF} = R_{DSON} + DCR_{L}$$

$$R_{ON} = R_{DSON} P + DCR_L$$

Applications Information

Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left(\frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}}\right) \tag{6}$$

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2} \tag{7}$$

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, I_{DCM}, is:

$$I_{DCM} = \frac{\Delta I}{2} \tag{8}$$

The FAN53600/10 is optimized for operation with L = 1 μ H, but is stable with inductances up to 2.2 μ H (nominal). The inductor should be rated to maintain at least 80% of its value at $I_{\text{LIM}(PK)}$.

Efficiency is affected by inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases DCR; but since ΔI increases, the RMS current increases, as do the core and skin effect losses:

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (9)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 1 shows the effects of inductance higher or lower than the recommended 1 μ H on regulator performance.

Output Capacitor

Table 2 suggests 0603 capacitors which may improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing C_{OUT} has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is:

$$\Delta V_{OUT} = \Delta I_{L} \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right]$$
(10)

Input Capacitor

The 2.2 μF ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between C_{IN} and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_{IN} .

The effective capacitance value decreases as V_{IN} increases due to DC bias effects.

Table 1. Effects of Changes in Inductor Value (1 µH Recommended Value) on Regulator Performance

Inductor Value	I _{MAX(LOAD)}	ΔV_{OUT}	Transient Response	
Increase	Increase	Decrease	Degraded	
Decrease	Decrease Decrease		Improved	

Table 2. Recommended Passive Components and Variation Due to DC Bias

Component	Description	Vendor	Min.	Тур.	Comment
L1	1 μ H, 2012, 190 m Ω , 0.8 A	Murata LQM21PN1R0MC0		1 μΗ	Not recommended for 1 A load
LI	1 μH, 1.4 A, 64 m Ω , 2016	Murata LQM2MPN1R0MGH		1 μΗ	Utilized to generate graphs, Figure 4 — Figure 26
C _{IN}	2.2 μF, 6.3 V, X5R, 0402	Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D	1.0 μF	2.2 μF	Decrease primarily due to DC bias (V _{IN}) and elevated temperature
Соит	10 μF, X5R 0603	Murata or Equivalent GRM188R60J106ME47D	4.5 μF	10 μF	Decrease primarily due to DC bias (V_{OUT}) and elevated temperature. Output capacitor for $V_{OUT} \ge 2.7 \text{ V}$

PCB Layout Guidelines

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN53600/10, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 27. The input capacitor ensures good input decoupling, which helps reduce noise at the output terminals and ensures that the control sections of the IC do not behave erratically due to

excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of C_{IN} and C_{OUT} as close as possible to the C2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, V_{OUT} should be considered at the C_{OUT} terminal.






Figure 27. PCB Layout Guidance


The following information applies to the WL-CSP package dimensions on the next page:


Product-Specific Dimensions

D	E	X	Y
1.160 ±0.030	0.860 ±0.030	0.230	0.180










RECOMMENDED LAND PATTERN (NSMD PAD TYPE)



NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASMEY14.5M, 2009.
- DATUM C, THE SEATING PLANE IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE TYPICAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y, SEE PRODUCT DATASHEET.
- G. DRAWING FILENAME: MKT-UC006ACrev6.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative