

# Single P-Channel PowerTrench<sup>®</sup> MOSFET -12 V, -10 A, 16 m $\Omega$

### Features


- Max r<sub>DS(on)</sub> = 16 mΩ at V<sub>GS</sub> = -4.5 V, I<sub>D</sub> = -10 A
- Max r<sub>DS(on)</sub> = 21 mΩ at V<sub>GS</sub> = -2.5 V, I<sub>D</sub> = -8.9 A
- Max  $r_{DS(on)}$  = 82 m $\Omega$  at V<sub>GS</sub> = -1.8 V, I<sub>D</sub> = -4.5 A
- Low profile 0.8 mm maximum in the new package MicroFET 2X2 mm
- Free from halogenated compounds and antimony oxides
- RoHS Compliant



## **General Description**

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.



## MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage		-12	V	
V <sub>GS</sub>	Gate to Source Voltage		±8	V	
ID	Drain Current -Continuous	(Note 1a)	-10	•	
	-Pulsed		-40	— A	
P <sub>D</sub>	Power Dissipation	(Note 1a)	2.4	W	
	Power Dissipation	(Note 1b)	0.9		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case		6.9	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note	1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note	1b)	145	


#### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
A95	FDMA905P	MicroFET 2X2	7 "	8 mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = -250 μA, V <sub>GS</sub> = 0V	-12			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature	$I_D$ = -250 µA, referenced to 25 °C		-4.3		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -9.6 V, V <sub>GS</sub> = 0 V			-1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8 V, V_{DS} = 0 V$			±100	nA
		00 20		II		
	Icteristics	$y_{-} = y_{-} = -250$	0.4	0.7	10	V
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250 μA	-0.4	-0.7	-1.0	V
$rac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu A,$ referenced to 25 $^\circ C$		2.6		mV/°C
	Static Drain to Source On Resistance	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -10 A		14	16	
r		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -8.9 A		17	21	mΩ
r <sub>DS(on)</sub>		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -4.5 A		21	82	11152
		$V_{GS}$ = -4.5 V, I <sub>D</sub> = -10 A, T <sub>J</sub> = 125 °C		16	21	]
9 <sub>FS</sub>	Forward Transconductance	V <sub>DD</sub> = -5 V, I <sub>D</sub> = -10 A		50		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			2559	3405	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = -6 V, V_{GS} = 0 V,$		490	735	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz		437	655	pF
		<u> </u>				
	g Characteristics					1
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -6 V, I_D = -10 A,$		11	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		120	192	ns
t <sub>f</sub>	Fall Time			59	94	ns
Qg	Total Gate Charge	V <sub>DD</sub> = -6 V, I <sub>D</sub> = -10 A,		21	29	nC
Q <sub>gs</sub>	Gate to Source Charge	$-V_{GS}^{D} = -4.5 V$		3.5		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			4.2		nC
Drain-Sou	urce Diode Characteristics					
V	Source to Drain Diade, Februard Voltage	$V_{GS} = 0 V, I_S = -2 A$ (Note 2)		-0.6	-1.2	V
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = -10 A$ (Note 2)		-0.8	-1.2	v
t <sub>rr</sub>	Reverse Recovery Time	- I <sub>F</sub> = -10 A, di/dt = 100 A/μs		21	34	ns
Q <sub>rr</sub>	Reverse Recovery Charge	η - Το Α, αναί - Τοο Αγμο		6.1	12	nC
. R <sub>6JA</sub> is determ	nined with the device mounted on a 1 in <sup>2</sup> pad 2 oz copper p ard design. a. 52 °C/W when mo a 1 in <sup>2</sup> pad of 2 oz	unted on b	. 145 °C/W v	oy design whil	ion a	termined by
0 Dulas Tasti D	ulse Width < 300 μs, Duty cycle < 2.0 %.					
2. Puise Test: Pi						
2. Puise Test: Pi						

©2011 Fairchild Sen FDMA905P Rev.C2

FDMA905P Single P-Channel PowerTrench<sup>®</sup> MOSFET



©2011 Fairchild Semiconductor Corporation FDMA905P Rev.C2



FDMA905P Single P-Channel PowerTrench<sup>®</sup> MOSFET

(0.20)

2 30

0.40(6X)

3

0.45

(0.20)

0.66


2.30

0.40(7X)

No Traces

allowed in

this Area



without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN\_MLDEB-C06



Rev. 168