Beyond-the-Rails 8 x SPST

General Description

The MAX14662 is a serially controlled 8 x SPST switch for general purpose signal switching applications. The number of switches makes the device useful in a wide variety of applications while serial control maximizes flexibility with minimal pins. This part features Beyond-The-RailsTM capability so that ± 5.5 V signals can be passed with any single supply between +1.6V and +5.5V.

The serial control is selectable between I²C and SPI. Both modes provide individual control of each independent switch so that any combination of switches can be applied. I²C mode provides two address select pins allowing for addressing up to four devices on a single bus. The SPI mode includes a DOUT pin that can be used to chain multiple devices together with a single select signal.

The MAX14662 is available in a 28-pin (4mm x 4mm) TQFN package and is specified over the -40°C to +85°C extended temperature range. The A_ and B_ pins provide \pm 15kV Human Body Model (HBM) ESD protection.

Applications

- Audio Switching/Multiplexing
- Port Protection
- Power Management

Beyond-the-Rails[™] is a trademark Maxim Integrated Products, Inc.

Features and Benefits

- 8 x SPST Switch
- Serial Control
 - I²C with Two Address-Select Pins
 - · SPI with DOUT for Daisy Chain
 - Independent Control of Each Switch
- Beyond-the-Rails
 - ±5.5V Signal Range Independent of Supply Voltage
- Low Distortion Switching
 - Total Harmonic Distortion + Noise 0.001% (typ)
 - R_{ON} Flatness 0.5mΩ (typ) Across Complete Signal Range
- Wide Supply Range
 - +1.6V to +5.5V Single Supply
- 0.425Ω R_{ON} (typ)
- Compact Package
 - 4mm x 4mm, 28-Pin TQFN
- ±15kV HBM ESD Protection on all A_ and B_ Pins

For related parts and recommended products to use with this part, refer to <u>www.maximintegrated.com/MAX14662.related</u>.

Ordering Information appears at end of data sheet.



Beyond-the-Rails 8 x SPST

Absolute Maximum Ratings

(All valte are referenced to CND.)

(All voltages referenced to GND.)	
V _{CC} 0.3V to +6.0	V
CS/AD0, DOUT/AD1, SCLK/SCL, DIN/SDA, SD0.3V to +6.0	
SPI/Ī ² C0.3V to min (V _{CC} +0.3V, 6'	V)
A_, B6.0V to +6.0	V
Continuous Current (A_ or B_ to any switch) ±200m	۱A
Peak Current (A_ or B_ to any switch) (pulsed at 1ms, maximum	
10% duty cycle)±400n	۱A

Package Thermal Characteristics (Note 1)

Continuous Power Dissipation	
28 TQFN (derate 28.6mW/°C above +70°C)	2285.7mW
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C
2 ,	

Junction-to-Ambient Thermal Resistance (θ_{JA})
TQFN

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(V_{CC} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Power-Supply Range	V _{CC}		1.6		5.5	V
Power-Supply Rejection Ratio	PSRR	$R_A = R_B = 50\Omega$, $V_{CC} = +3.3V \pm 0.1V$, f = 10kHz		80		dB
		V _{CC} = +3.3V, all switches on		300	525	
V _{CC} Supply Current	Icc	V _{CC} = +3.3V, 2 switches on		150	250	μA
		V_{CC} = +3.3V, \overline{SD} = 0		0.01	1	
ANALOG SWITCH	1					
Analog Signal Range	V _{A_} , V _{B_}		-5.5		+5.5	V
On-Resistance	R _{ON}	V _{CC} > +1.8V		0.425	1	Ω
On-Resistance Match between Channels	ΔR _{ON}	V _{CC} = 3.3V		0.02		Ω
On-Resistance Flatness	R _{FLAT}	$V_{CC} = 3.3V, I_{B} = 10mA, V_{B} = -5.5V to +5.5V$		0.005		Ω
A_, B_ Off-Leakage Current	IOFF	V_{CC} = 3.3V, switch open, $V_{A_{-}}$ = -5.5V, +5.5V, $V_{B_{-}}$ = +5.5V, -5.5V, unconnected. See Figure 1. (Note 3)	-50		+50	nA
A_, B_ On-Leakage Current	I _{ON}	V_{CC} = 3.3V, switch closed, $V_{A_{-}}$ = $V_{B_{-}}$ = ±5.5V See Figure 1. (Note 3)	-125		+125	nA

Electrical Characteristics (continued)

(V_{CC} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMACE						
Turn-Off Time	tOFF	$V_{A_}$ or $V_{B_}$ = 3.0V, R_{L} = 100 Ω , C_{L} = 33pF, open A_ & B_ together, see Figure 2.		5.5		μs
Break-Before-Make Time	t _{BBM}	V_{A} or V_{B} = 3.0V, R_{L} = 100 Ω , C_{L} = 33pF, see Figure 2. (Note 4)	0			μs
		V_{CC} = 3.3V, V_{A} or V_{B} = 3.0V, R_{L} = 100 Ω , C_{L} = 33pF, see Figure 2.			35	μs
Turn-On Time	ton	V_{CC} = 1.6V, V_{A} or V_{B} = 3.0V, R_{L} = 100 Ω , C_{L} = 33pF, see Figure 2.			60	μs
Enable Time	t _{EN}	Time from when SD pin goes high to when the device is ready to listen for I ² C/SPI comunications			300	μs
-3dB Bandwidth	BW	$R_S = R_L = 50\Omega$, $V_{B} = 0.60V_{P-P}$. See Figure 3.		400		MHz
Total Harmonic Distortion Plus Noise	THD + N	f = 20Hz to 20kHz, V_A or V_B = 0.50 V_{P-P} , R_S = R_L = 50 Ω , DC bias = 0, see Figure 3.		0.001		%
Off-Isolation	V _{ISO}	$R_S = R_L = 50\Omega$, V_A or V_B = 0.60 V_{P-P} , f = 1MHz, see Figure 3.		-40		dB
Crosstalk	V _{CT}	$R_S = R_L = 50\Omega$, V_A or V_B = 0.60 V_{P-P} , f = 1MHz, see Figure 3.		-80		dB
Thermal Shutdown	T _{SDW}			150		°C
Thermal Hysteresis	T _{HYST}			30		°C
SPI TIMING CHARACTERISTICS	(See Figure	10)				
SCLK Clock Period	t _{CH +} t _{CL}		95			ns
SCLK Pulse-Width High	t _{CH}		35			ns
SCLK Pulse-Width Low	t _{CL}		45			ns
CS Fall to SCLK Rise Time	t _{CSS}		15			ns
DIN Hold Time	t _{DH}		15			ns
DIN Setup Time	t _{DS}		15			ns
Output Data Propagation Delay	t _{DO}	$C_L = 15pF, V_{CC} \ge 2.7V$ $C_L = 15pF, V_{CC} < 2.7V$			40 80	- ns
DOUT Rise and Fall Times	t _{FT}	C _L = 15pF		10		ns
CS Hold Time	t _{CSH}		60			ns

Electrical Characteristics (continued)

(V_{CC} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
I ² C TIMING (See Figure 4)					
I ² C Serial-Clock Frequency	fSCL			400	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		1.3		μs
START Condition Setup Time	t _{SU:STA}		0.6		μs
START Condition Hold Time	t _{HD:STA}		0.6		μs
STOP Condition Setup Time	tsu:sto		0.6		μs
Clock Low Period	tLOW		1.3		μs
Clock High Period	thigh		0.6		μs
Data Valid to SCL Rise Time	t _{SU:DAT}	Write setup time	100		ns
Data Hold Time to SCL Fall	thd:dat	Write hold time	0		ns
DIGITAL I/O					
Input Logic-High Voltage	V _{IH}		1.4		V
Input Logic-Low Voltage (DIN/SDA, SCLK/SCL, CS/AD0)	VIL_FAST			0.5	V
Input Logic-Low Voltage (DOUT/AD0, AD1, SD)	V _{IL_SLOW}			0.4	V
Input Leakage Current	I _{IN}		-1	+1	μA
SPI/I2C I2C Threshold	V _{I2C}			0.4	V
SPI/I2C SPI Threshold	V _{SPI}		1.5		V
Output Logic Low (I ² C mode)	V _{OL_I2C}	I _{SINK} = 3mA		0.4	v
SPI/I2C SPI Supply Voltage	V _{OVDD}		1.5	min (V _{CC} , 5.5)	V
Output Logic-Low (SPI Mode)	V _{OL_SPI}	Ι _{SINK} = 200μΑ		0.15 x V _{OVDD}	v
Output Logic-High (SPI Mode)	V _{OH_SPI}	I _{SOURCE} = 200µA	0.85 x	V _{OVDD}	v
ESD PROTECTION					
All A and B Pins		Human Body Model (HBM)		±15	kV
All Others Pins		Human Body Model (HBM)		±2	kV

Note 2: All devices are 100% production tested at $T_A = +25^{\circ}C$. Specifications over temperature are guaranteed by design.

Note 3: Guaranteed by design.

Note 4: Time between the turn-off of one channel to the turn-on of another channel when updated together.

Test Circuits/Timing Diagrams




Figure 1. On-/Off-/Channel-to-Channel Leakage Current




Figure 2. Turn-On/Turn-Off/Break-Before-Make

Beyond-the-Rails 8 x SPST





Figure 3. -3dB Bandwidth, Off-Isolation, and Crosstalk


Typical Operating Characteristics


(V_{CC} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)

(V_{CC} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.)










Beyond-the-Rails 8 x SPST

Pin Configurations



Pin Description

PIN	NAME	FUNCTION
1	SPI/ Ī2C	Serial Mode Select. When SPI/ $\overline{12C}$ is low, the device is in I ² C Mode. When SPI/ $\overline{12C}$ is high, the device is in SPI mode. In SPI mode, SPI/ $\overline{12C}$ also functions as supply input for DOUT.
2	A1	A Connection to Switch 1
3	A2	A Connection to Switch 2
4	A3	A Connection to Switch 3
5	A4	A Connection to Switch 4
6	A5	A Connection to Switch 5
7	A6	A Connection to Switch 6
8	A7	A Connection to Switch 7
9	A8	A Connection to Switch 8

Pin Description (continued)

PIN	NAME	FUNCTION
10	N.C.	Not Connected. Internally Not Connected.
11	GND	Ground
12	N.C.	Not Connected. Internally Not Connected.
13	N.C.	Not Connected. Internally Not Connected.
14	B8	B Connection to Switch 8
15	B7	B Connection to Switch 7
16	B6	B Connection to Switch 6
17	B5	B Connection to Switch 5
18	B4	B Connection to Switch 4
19	B3	B Connection to Switch 3
20	B2	B Connection to Switch 2
21	B1	B Connection to Switch 1
22	SD	Active Low Shutdown. When $\overline{\text{SD}}$ is low, the device enters low power mode and turns all switches off.
23	CS/AD0	SPI CS Signal/I2C Address Bit 0
24	SCLK/SCL	SPI Serial Clock/ I2C Serial Clock
25	GND	Ground
26	V _{CC}	Power-Supply Input
27	DIN/SDA	SPI Data Input/I2C Serial Data
28	DOUT/AD1	SPI Data Output/I2C Address Bit 1
_	EP	Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Functional Diagram




Table 1. Register Map

ADDRESS	NAME	TYPE	DEFAULT	DESCRIPTION
0x00	DIR0	RW	0x00	Switches 1-8 direct read/write access

Register Types: RW = Read/Write

Table 2. Detailed Register Map

DIR0 0x00										
BIT	7	6	5	4	3	2	1	0		
BIT Name	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1		
Reset Value	0	0	0	0	0	0	0	0		
	Direct Register Data for SW8–1									
Description	0 = Switch open									
	1 = Switch closed									

Detailed Description

Low-Power Shutdown

The device includes an active-low shutdown pin (\overline{SD}) . When \overline{SD} is low, all registers are cleared and all switches are open. The serial interface is not functional when in shutdown. All switch connections are open and tolerant of the full $\pm 5.5V$ specified signal range. In this mode the part consumes minimal power.

SPI Output Supply

The SPI/ $^{12}\overline{C}$ pin has a dual purpose. In addition to selecting which serial protocol the part uses, it also functions as the I/O voltage power pin for the SPI DOUT signal. This allows the user to set the output voltage lower than the device supply voltage.

I²C Serial Interface

Direct Access

The direct access register (0x00) allows the user access to read or write the switches 8 at a time. The switches are updated after the last bit of the byte is clocked in.

Serial Addressing

When in I²C mode, the MAX14662 operates as a slave device that sends and receives data through an I²Ccompatible 2-wire interface. The interface uses a serialdata line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX14662 and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX14662 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 4).




Figure 4. I²C Interface Timing Details

Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 5). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Bit Transfer

One data bit is transferred during each clock pulse (Figure 6). The data on SDA must remain stable while SCL is high.

Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 7), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9




Figure 5. Start and Stop Conditions

bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14662, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device did not pull SDA low, a not acknowledge is indicated.

Slave Address

The MAX14662 features a 7-bit slave address, configured by the AD0 and AD1 inputs. To select the slave address, connect AD0 and AD1 to GND or V_{CC} , as indicated in Table 3. The MAX14662 has four possible addresses, allowing up to four MAX14662 devices to share the same interface bus. The bit following a 7-bit slave address is the R/W bit, which is low for a write command and high for a read command.




Figure 6. Bit Transfer




Figure 7. Acknowledge

Table 3. Slave Address Configuration

LOGIC INPUTS			I ² C SLAVE ADDRESS								
AD1	AD0	A6	A5	A4	A3	A2	A1	A0	R/W	READ ADD	WRITE ADD
0	0	1	0	0	1	1	0	0	1/0	0X99	0X98
0	1	1	0	0	1	1	0	1	1/0	0X9B	0X9A
1	0	1	0	0	1	1	1	0	1/0	0X9D	0X9C
1	1	1	0	0	1	1	1	1	1/0	0X9F	0X9E

Bus Reset

The MAX14662 resets the bus with the I²C start condition for reads. When the R/\overline{W} bit is set to 1, the device transmits data to the master, thus the master is reading from the device.

Format for Writing

A write to the MAX14662 comprises the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. There is only one register in the MAX14662, so this byte should always be written to 0x00. If a STOP (P) condition is detected after the register address is received, then the device takes no further action. The byte received after the register address is the data byte. The first data byte goes into the DIR register if it was proceeded by the address 0x00 (Figure 8).

Format for Reading

Because the MAX14662 only has one register address, it always returns the data from this register. A register address can be selected by sending a 1-byte I^2C write prior to the read, but it has no effect and is optional. To read, transmit the slave address with the R/W bit set to 1. If the slave address matches the address selected by pins AD0 and AD1, the MAX14662 will acknowledge the address and provide the 8 bits of data (Figure 9).




Figure 8. Format for I²C Write




Figure 9. Format for Writing to Multiple Registers

Beyond-the-Rails 8 x SPST

SPI Interface

In SPI mode, the part will operate a shift register designed to work with common serial interfaces. The bits are shifted through so that a large serial chain can be made to minimize pins needed for a system with multiple devices. See <u>Figure 15</u>. This shift register is also designed to be compatible with common microcontroller SPI type interfaces. The switches in the MAX14662 are all transitioned simultaneously. To update the switches in SPI mode, the user must shift in a bit with the desired state of each switch. The switches are updated at the rising edge of \overline{CS} with the last 8 bits of data shifted in only if the number of bits clocked in is greater than or equal to the number of switches (8). The data on the DOUT pin represents the end of the shift register. This will output the contents of the shift register followed by the data being shifted in on the DIN pin. Please note that the data in the shift register may not be the same as the state of the switches if there were insufficient clocks at the last rising edge of \overline{CS} . See Figure 10 and 11 for the SPI timing diagrams.

Table 4. SPI Data Format

BYTE	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Data	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1




Figure 10. SPI Timing Details




Figure 11. SPI Timing Diagram

Applications Information

Serial Bus Configurations

The MAX14662 is designed to support a wide variety of multiplexing applications. Multiple devices can be used in a system to expand the number of ports being multiplexed. With the two address-select pins provided in I²C mode, four devices can be attached to the same I²C bus simultaneously using only two pins. There are also several options for addressing multiple devices when using the SPI interface. Using only three pins on the microcon-

troller, as many devices as desired can be loaded by connecting all the \overline{CS} and SCLK pins in parallel and chaining the DOUT pin from one device to the DIN pin on the next. It is also acceptable to provide a separate \overline{CS} pin for each device so that they can be individually addressed and loaded. Alternatively a separate data line can be used for each device to reduce the time required to load all the devices. Some of the options and tradeoffs are listed in <u>Table 5</u>, as well as example application diagrams in the *Typical Application Circuit*.

Table 5. Benefits and Limitations of Different Serial-Bus Configurations

SERIAL BUS	PINS	BENEFITS	LIMITATIONS	
I ² C (Figure 14)	2	Fewest Pins	Maximum four devices per bus, slow protocol, no simultaneous updates across all devices	
SPI Daisy Chain (Figure 15)	3	Faster than I ² C with only one additional pin, simultaneous updates across all devices in chain		
SPI Separate CS (Figure 16)	n+2	Common SPI implementation, quick for single device updates	for single n x 8 clocks required to load all devices, required an additional pin per device, no simultaneous updates across all devices	
SPI Separate Data (Figure 17)	n+2	Fastest loading for multiple devices, simultaneous updates across all devices	Requires an additional pin per device, may not be supported by SPI controller	

Extended ESD

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to ± 2 kV (HBM) encountered during handling and assembly. A_ and B_ are further protected against ESD up to ± 15 kV (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14662 continues to function without latchup.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

<u>Figure 12</u> shows the Human Body Model. <u>Figure 13</u> shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5k\Omega$ resistor.




Figure 12. Human Body ESD Test Model




Figure 13. Human Body Current Waveform

Typical Application Circuit




Figure 14. I²C 32 Switches








Figure 15. SPI Daisy Chain 64:1 MUX



Typical Application Circuit (continued)

Figure 16. SPI Separate CS



Typical Application Circuit (continued)

Figure 17. SPI Separate Data 8:8 crosspoint

Beyond-the-Rails 8 x SPST

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	
MAX14662ETI+	-40°C to +85°C	28 TQFN-EP (4mm x4mm, 0.4mm)	
MAX14662ETI+T	-40°C to +85°C	28 TQFN-EP (4mm x4mm, 0.4mm)	

+Denotes lead(Pb)-free/RoHS-compliant package. T = Tape and reel *EP = Exposed Pad.

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
28 TQFN-EP	T2844+1C	<u>21-0139</u>	<u>90-0035</u>	

Chip Information

PROCESS: CMOS

Beyond-the-Rails 8 x SPST

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/14	Initial release	—
1	6/14	Correct x-axis on TOC 7	7

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.