

MOSFET – Power, Single N-Channel 100 V, 5.1 mΩ, 108 A

NVMFS005N10MCL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- NVMFWS005N10MCL Wettable Flank Products
- These Devices are Pb-Free, Halogen Free/BFR Free, Beryllium Free and are RoHS Compliant

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V_{DSS}	100	V	
Gate-to-Source Voltage	9		V_{GS}	±20	V
Continuous Drain	Steady	T _C = 25°C	I _D	108	Α
Current R _{0JC} (Note 1)		T _C = 100°C		76	
Power Dissipation	State	T _C = 25°C	P_{D}	131	W
R _{θJC} (Note 1)		T _C = 100°C		65	
Continuous Drain Current R _{θJA} (Notes 1, 2) Power Dissipation		T _A = 25°C	I _D	18.4	Α
	Steady State	T _A = 100°C		13.0	
		T _A = 25°C	P_{D}	3.8	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		1.9	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	695	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +175	°C	
Source Current (Body Diode)		I _S	109	Α	
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 6.5 A)		E _{AS}	365	mJ	
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	1.15	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	5.1 mΩ @ 10 V	108 A
100 V	7.1 mΩ @ 4.5 V	100 A



N-CHANNEL MOSFET



XXXXXX = Specific Device Code A = Assembly Location

Y = Year W = Work Week ZZ = Lot Traceability

CASE 507BA

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 5 of this data sheet.

^{2.} Surface-mounted on FR4 board using 1 in² pad size, 1 oz. Cu pad.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			52		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1	μΑ
		V _{DS} = 100 V	T _J = 125°C			100	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	s = 20 V			100	nA
ON CHARACTERISTICS					•		
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = I_{DS}$	= 192 μΑ	1		3	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 250 μA, re	f to 25°C		-5.6		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	₎ = 34 A		4.2	5.1	mΩ
		V _{GS} = 4.5 V, I _E	_O = 27 A		5.6	7.1	1
Forward Transconductance	9FS	V _{DS} = 10 V, I _D	₀ = 50 A		155		S
Gate-Resistance	R_{G}	T _A = 25°	С		0.85		Ω
CHARGES & CAPACITANCES	•						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 50 V			4100		pF
Output Capacitance	C _{OSS}				1350		1
Reverse Transfer Capacitance	C _{RSS}				22		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 50 V, I _D = 34 A			26		nC
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 50 V, I _D = 34 A			55		nC
Gate-to-Source Charge	Q _{GS}				11		
Gate-to-Drain Charge	Q_{GD}				5		1
Plateau Voltage	V_{GP}				3		V
Threshold Gate Charge	Q _{G(TH)}				6		nC
SWITCHING CHARACTERISTICS (Note	•						
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V_{DS}	_S = 50 V,		17		ns
Rise Time	t _r	$I_D = 34 \text{ A}, R_G$	= 6 Ω		6.7		
Turn-Off Delay Time	t _{d(OFF)}				57		
Fall Time	t _f				12.3		1
DRAIN-SOURCE DIODE CHARACTERI	STICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.85	1.3	V
-		I _S = 34 A	T _J = 125°C		0.73		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 17 \text{ A}$			56		ns
Reverse Recovery Charge	Q _{RR}				54		nC
Charge Time	t _a				25		ns
Discharge Time	t _b				31		ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS





Figure 13. Thermal Response

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS005N10MCLT1G	005L10	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFWS005N10MCLT1G	005W10	DFN5 (Wettable Flank, Pb–Free)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DFNW5 5x6 (FULL-CUT SO8FL WF)

CASE 507BA **ISSUE A**

SEATING PLANE




SIDE VIEW


// 0.10 C


0.10 C




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. CONTROLLING DIMENSION: MILLIMETERS
 3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
 4. THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.









2X 0.4950 4.56	
PACKAGE 2X 0.475 3.20 2X 0.905 1.33 4X 1.00 1 1.27 PITCH 4X 0.75	53

θ

0°

12*

RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative