

December 1996

Fast CMOS 3.3V 20-Bit Buffer

Features

- **Advanced 0.6 micron CMOS Technology**
- **Compatible with LCX™ Family**
- **Supports 5V Tolerant Mixed Signal Mode Operation**
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- **Advanced Low Power CMOS Operation**
- **Excellent Output Drive Capability:**
 - **Balanced Drives (24mA Sink and Source)**
- **Pin Compatible with Industry Standard Double-Density Pinouts**
- **Low Ground Bounce Outputs**
- **Hysteresis on All Inputs**
- **Multiple Center Pin and Distributed V_{CC}/GND Pins Minimizing Switching Noise**

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LPT16827AMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LPT16827ASM	-40 to 85	56 Ld SSOP	M56.300-P
CD74LPT16827BMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LPT16827BSM	-40 to 85	56 Ld SSOP	M56.300-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Description

The CD74LPT16827 is a 20-bit wide bus driver designed to provide buffering and high-performance bus interfacing for wide data/address paths or busses with parity. Two pair of nanded output enable controls allow the device to be operated as two 10-bit buffers or as one 20-bit buffer. Signal pins are arranged in a flow-through organization for ease of layout and hysteresis is designed into all inputs to improve noise margin.


The CD74LPT16827 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Pinout


3

3.3V LPT

Functional Block Diagram



TRUTH TABLE (NOTE 1)

INPUTS			OUTPUT
$x\overline{OE}_1$	$x\overline{OE}_2$	$x^A x$	$x^Y x$
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

NOTE:

- 1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION
$x\overline{OE}_x$	Output Enable Inputs (Active LOW)
$x^A x$	Data Inputs
$x^Y x$	Three-State Outputs
GND	Ground
VCC	Power

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS	
Short Circuit Current (Note 6)	I_{OS}	$V_{CC} = \text{Max (Note 5)}, V_{OUT} = \text{GND}$	-60	-85	-240	mA	
Power Down Disable	I_{OFF}	$V_{CC} = 0V, V_{IN} \text{ or } V_{OUT} \leq 4.5V$	-	-	± 100	μA	
Input Hysteresis	V_H		-	150	-	mV	
CAPACITANCE $T_A = 25^\circ C, f = 1\text{MHz}$							
Input Capacitance (Note 8)	C_{IN}	$V_{IN} = 0V$	-	4.5	6	pF	
Output Capacitance (Note 8)	C_{OUT}	$V_{OUT} = 0V$	-	5.5	8	pF	
POWER SUPPLY SPECIFICATIONS							
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$ or V_{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = V_{CC} - 0.6V$ (Note 9)	-	2.0	30	μA
Dynamic Power Supply Current (Note 10)	I_{CCD}	$V_{CC} = \text{Max}, \text{Outputs Open}$ $\overline{XOE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	50	75	$\mu A/\text{MHz}$
Total Power Supply Current (Note 12)	I_C	$V_{CC} = \text{Max}, \text{Outputs Open}$ $f_t = 10\text{MHz}, 50\% \text{ Duty Cycle}$ $\overline{XOE} = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	-	0.6	2.3	mA
		$V_{CC} = \text{Max}, \text{Outputs Open}$ $f_t = 2.5\text{MHz}, 50\% \text{ Duty Cycle}$ $\overline{XOE} = \text{GND}$ 16 Bits Toggling	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	-	2.1	4.7 (Note 11)	mA

Switching Specifications Over Operating Range (Note 13)


PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	CD74LPT16827A		CD74LPT16827B		UNITS
			(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	
Propagation Delay A _N to Y _N	t _{PLH} , t _{PHL}	C _L = 50pF R _L = 500Ω	1.5	6.5	1.5	5.0	ns
		C _L = 300pF R _L = 500Ω (Note 16)	1.5	15.0	1.5	13.0	ns
Output Enable Time OE _N to Y _N	t _{PZH} , t _{PZL}	C _L = 50pF R _L = 500Ω	1.5	9.5	1.5	8.0	ns
		C _L = 300pF R _L = 500Ω (Note 16)	1.5	23.0	1.5	15.0	ns
Output Disable Time (Note 16) OE _N to Y _N	t _{PHZ} , t _{PLZ}	C _L = 5pF R _L = 500Ω	1.5	8.5	1.5	6.0	ns
		C _L = 50pF R _L = 500Ω	1.5	10.0	1.5	7.0	ns
Output Skew (Note 17)	t _{SK(O)}		-	0.5	-	0.5	ns

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at V_{CC} = 3.3V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V_{OH} = V_{CC} - 0.6V at rated current.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input; all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_1 N_1)$
 I_{CC} = Quiescent Current (I_{CCL}, I_{CCCH} and I_{CCZ})
 ΔI_{CC} = Power Supply Current for a TTL High Input
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 N_{CP} = Number of Clock Inputs at f_{CP}
 f₁ = Input Frequency
 N₁ = Number of Inputs at f₁
 All currents are in milliamps and all frequencies are in megahertz.
- Propagation Delays and Enable/Disable times are with V_{CC} = 3.3V ±0.3V, normal range. For V_{CC} = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.
- Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

3
3.3V LPT

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
t_{PLZ} , t_{PZL} , Open Drain	6V
t_{PHZ} , t_{PZH}	GND
t_{PLH} , t_{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

18. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq$ 50Ω;
 t_r , $t_f \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING




FIGURE 3. PROPAGATION DELAY