19-1288; Rev 2; 12/11 **EVALUATION KIT AVAILABLE**

# **MAXM** Low-Power Audio CODEC with DirectDrive Headphone Amplifiers

### General Description

The MAX9856 is a high-performance, low-power stereo audio CODEC designed for MP3, personal media players (PMPs), or other portable multimedia devices. Using on-board stereo DirectDrive® headphone amplifiers, the CODEC can output 30mW into stereo 32 $\Omega$ headphones while operating from a single 1.8V power supply. Very low 9mW playback power consumption makes it an ideal choice for battery-powered applications. The MAX9856 provides microphone input amplifiers, plus flexible input selection, signal mixing, and automatic gain control (AGC). Comprehensive loadimpedance sensing allows the MAX9856 to autodetect most common audio and audio/video headset and jack plug types.

Outputs include stereo DirectDrive line outputs and DirectDrive headphone amplifiers. The stereo ADC can convert audio signals from either internal or external microphones that can be configured for single-ended or differential signal inputs. Line inputs can be configured as stereo, differential, or mono and fed through one channel of the microphone path. The analog inputs selected can be gain ranged or mixed with other input sources prior to conversion to digital. The ADC path also features programmable digital highpass filters to remove DC offset voltages and wind noise.

The MAX9856 supports all common sample rates from 8kHz to 48kHz in both master and slave mode. The serial digital audio interfaces support a variety of formats including I2S, left-justified, and PCM modes.

The MAX9856 uses a thermally efficient, space-saving 40-pin, 6mm x 6mm x 0.8mm TQFN package.

Applications

MP3 Players Personal Media Players Handheld Gaming Consoles Cellular Phones

**Pin Configuration appears at end of data sheet.**

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

#### Features

- ♦ **1.71V to 3.6V Single-Supply Operation**
- ♦ **Stereo 30mW DirectDrive Headphone Amplifier**
- ♦ **Stereo 1VRMS DirectDrive Line Outputs (VDD = 1.8V) and Stereo Line Inputs**
- ♦ **Low-Noise Stereo and Mono Differential Microphone Inputs with Automatic Gain Control and Noise Quieting**
- ◆ 9mW Playback Power Consumption (V<sub>DD</sub> = 1.8V)
- ♦ **91dB 96kHz 18-Bit Stereo DAC**
- ♦ **85dB 48kHz 18-Bit Stereo ADC**
- ♦ **Supports Any Master Clock Frequency from 10MHz to 60MHz**
- ♦ **ADCs and DACs Can Run at Independent Sample Rates**
- ♦ **Flexible Audio Mixing and Volume Control**
- ♦ **Clickless/Popless Operation**
- ♦ **Headset Detection Logic**
- ♦ **I 2C Control Interface**

### Ordering Information



+Denotes a lead-free/RoHS-compliant package.

\*EP = Exposed pad.

/V denotes an automotive qualified part.

### Simplified Block Diagram



### *MAXIM*

**\_ Maxim Integrated Products 1**

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

### **ABSOLUTE MAXIMUM RATINGS**

(Voltages with respect to AGND.)





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{AVDD} = V_{C}$  = V<sub>D</sub>VDDS2 = V<sub>DVDD</sub> = 1.8V, R<sub>HP</sub> = 32 $\Omega$ , R<sub>LINE</sub> = 10k $\Omega$ , C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)



### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)



### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)



**MAXIM** 

### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)





### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)



**MAXM** 

### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)





### **ELECTRICAL CHARACTERISTICS (continued)**

(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG = CNREG = 1µF, AVPRE = +20dB, CMICBIAS = 1µF, AVMIGPGA = 0dB, fMCLK = 11.2896MHz, DRATE = 00, TA = TMIN to TMAX, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)



**MAXM** 

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V$ , RHP = 32 $\Omega$ , RLINE = 10k $\Omega$ , C1 = 4.7µF, C2 = 4.7µF, CREF = CMBIAS = CPREG =  $C_{\text{NREG}} = 1 \mu F$ , Avpre = +20dB, CMICBIAS = 1 $\mu$ F, AvMICPGA = 0dB, MCLK = 11.2896MHz, DRATE = 00, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at  $TA = +25^{\circ}C$ .) (Note 1)



### **DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS**

 $(V_{DVDD} = V_{DVDDS2} = 1.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 1)



### **DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDD} = V_{DVDDS2} = 1.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 1)



**Note 1:** All devices are 100% production tested at room temperature. All temperature limits are quaranteed by design.

**Note 2:** Supply current measurements taken with no applied input signal to line and microphone inputs. A digital zero audio signal used for all digital serial audio inputs. Speaker and headphone outputs are loaded as stated in the global conditions.

**Note 3:** DAC performance measured at headphone outputs.

Note 4: Dynamic range measured using the EIAJ method. The input is applied at -60dBFS, f<sub>IN</sub> = 1kHz. The is THD+N referred to 0dBFS.

Note 5: Signal-to-noise ratio measured using an all-zeros input signal, and is relative to 0dB full scale. The DAC is not muted for the SNR measurement.

**Note 6:** Performance measured from line inputs (unless otherwise noted).

**Note 7:** Microphone amplifiers connected to ADC, microphone inputs AC-grounded.

**Note 8:** In master-mode operation, the accuracy of the MCLK input proportionally determines the accuracy of the sample clock rate. ( $V_{\text{DVDD}} = 1.8V$ , unless otherwise noted).

**Note 9:** To enable the line input, make sure the desired input is selected by either the audio output mixer or the ADC input mixer. **Note 10:** C<sub>B</sub> is in pF.

#### Typical Operating Characteristics

 $(V_{AVDD} = V_{CPVDD} = V_{DVDDS2} = V_{DVDD} = 1.8V$ ,  $R_{HP} = 32\Omega$ ,  $R_{LINE} = 10k\Omega$ ,  $C1 = 4.7\mu$ F,  $C2 = 4.7\mu$ F,  $C_{REF} = C_{MBIAS} = C_{PREG} = C_{NREG}$  $=1\mu$ F, V<sub>AVPRE</sub> = +20dB, C<sub>MICBIAS</sub> = 1 $\mu$ F, V<sub>AVMICPGA</sub> = 0dB, f<sub>MCLK</sub> = 12.288MHz, DRATE = 10, T<sub>A</sub> = +25°C, unless otherwise noted.)

#### TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (DAC TO HP) MAX9856 toc01 OUTPUT POWER (mW) THD+N (%) 5 10 15 20 25 30 35 0.01 0.1 1 10 100 0.001 0 5 10 15 20 25 30 35 40  $HP$  GAIN =  $+5.5dB$  $= 32Ω$ 1kHz  $20kH$ 10kHz

TOTAL HARMONIC DISTORTION + NOISE vs. FREQUENCY (DAC TO HP)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY (INTMIC TO ADC)









TOTAL HARMONIC DISTORTION + NOISE vs. FREQUENCY (DAC TO LINE OUT)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY (INTMIC TO ADC)



TOTAL HARMONIC DISTORTION + NOISE vs. FREQUENCY (DAC TO HP)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY (LINE IN TO ADC)



POWER OUT





# Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{CPVDD} = V_{DVDDS2} = V_{DVDD} = 1.8V$ ,  $R_{HP} = 32\Omega$ ,  $R_{LINE} = 10k\Omega$ ,  $C1 = 4.7\mu$ F,  $C2 = 4.7\mu$ F,  $C_{REF} = C_{MBIAS} = C_{NREG}$  $=1\mu$ F, V<sub>AVPRE</sub> = +20dB, C<sub>MICBIAS</sub> = 1 $\mu$ F, V<sub>AVMICPGA</sub> = 0dB, f<sub>MCLK</sub> = 12.288MHz, DRATE = 10, T<sub>A</sub> = +25°C, unless otherwise noted.)



FFT, DAC TO LINE OUT, 48kHz SYNCHRONOUS SLAVE MODE, -60dBFS



FFT, DAC TO LINE OUT, 48kHz ASYNCHRONOUS SLAVE MODE, 0dBFS



POWER-SUPPLY REJECTION RATIO vs. FREQUENCY (DAC TO LINE OUT) MAX9856 toc11 FREQUENCY (Hz) 100 1k 10k -100 -80 -60 -40 -20 0 -120 10 100 1k 10k 100k V<sub>RIPPLE</sub> = 100mV<sub>P-P</sub>

FFT, DAC TO LINE OUT, 48kHz ASYNCHRONOUS MASTER MODE, 0dBFS



FFT, DAC TO LINE OUT, 48kHz ASYNCHRONOUS SLAVE MODE, -60dBFS





FFT, DAC TO LINE OUT, 48kHz ASYNCHRONOUS MASTER MODE, -60dBFS



FFT, LINE IN TO ADC (48kHz) SYNCHRONOUS MASTER MODE (0dBFS)





### Typical Operating Characteristics (continued)

 $(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V$ ,  $RHP = 32\Omega$ ,  $RLINE = 10k\Omega$ ,  $C1 = 4.7\mu$ F,  $C2 = 4.7\mu$ F,  $CREF = CMBIAS = CPIEG = CNREG$  $=1\mu$ F, VAVPRE = +20dB, CMICBIAS = 1 $\mu$ F, VAVMICPGA = 0dB, fMCLK = 12.288MHz, DRATE = 10, TA = +25°C, unless otherwise noted.)





(VAVDD = VCPVDD = VDVDDS2 = VDVDD = 1.8V, RHP = 32Ω, RLINE = 10kΩ, C1 = 4.7μF, C2 = 4.7μF, CREF = CMBIAS = CPREG = CNREG  $=1$ µF, V<sub>AVPRE</sub> = +20dB, C<sub>MICBIAS</sub> = 1µF, V<sub>AVMICPGA</sub> = 0dB, f<sub>MCLK</sub> = 12.288MHz, DRATE = 10, T<sub>A</sub> = +25°C, unless otherwise noted.)



FREQUENCY (MHz)

10 11 12 13 14 15 16 17 18 19 20

MAX9856

**MAXM** 

FREQUENCY (MHz)

12 14 16

10 12 14 16 20

MICROPHONE INPUT (dBV)

-80 -60 -40 -20 0

-100 20

### Pin Description



### Pin Description (continued)



### Functional Diagram

MAX9856

**MAX9856** 



**MAXM** 

### Detailed Description

The MAX9856 is a high-performance, low-power stereo audio CODEC designed to provide a complete audio solution. Operating from a 1.8V supply, the MAX9856 achieves high performance and reasonable output power while consuming only 9mW in DAC playback mode.

The internal 18-bit sigma-delta DAC accepts stereo digital audio signals, and converts them to stereo audio outputs that can be mixed with line inputs and/or microphone inputs. The DAC is capable of operating at sample rates ranging from 8kHz to 96kHz with any master clock frequency between 10MHz and 60MHz. The DAC is capable of operating at a different sample rate than the ADC. Both master and slave modes are available when operating the interface in left-justified, I<sup>2</sup>S or PCM data format. The incoming data can be level shifted and highpass filtered in the digital domain. The highpass filtering allows only reproducible frequencies to be converted, saving power and improving sound quality.

The MAX9856 features stereo DirectDrive headphone amplifiers and line outputs, which eliminate the need for large output-coupling capacitors. The audio output path includes high-quality mixing amplifiers to allow flexibility in choosing from the DAC output and the stereo analog line inputs. Volume control amplifiers provide adjustable gains between +5.5dB and -74dB for the headphones. The line outputs are capable of generating a 1VRMS output signal from a full-scale digital input.

The digital audio signals of the internal 18-bit sigmadelta ADC outputs are converted from the analog microphone and line input paths. The ADC is capable of operating at a sample rate ranging from 8kHz to 48kHz with any master clock frequency between 10MHz and 60MHz. The ADC is capable of operating at a different sample rate than the DAC. Both master and slave modes are available when operating the interface in leftjustified, I<sup>2</sup>S, or PCM data formats. The outgoing data can be level shifted and highpass filtered in the digital domain. The highpass filtering allows reduction of wind noise from microphone inputs.

Three microphone inputs are available. One fully differential input can be used with internal microphones while a pair of single-ended inputs can be used with an external mono or stereo headset microphone. Selectable gain of 0dB, 20dB, and 30dB can be applied to the input signals in addition to a 0 to 20dB input PGA. The MAX9856 features AGC on the microphone input path to automatically compensate for varying input signal levels and the limited dynamic range of most microphones. The integrated noise gate provides low-level audio noise quieting to lower the audible noise floor.

An auxiliary input is available for sending externally generated beeps and sound effects directly to the headphones. The auxiliary input can also be used to make DC measurements with the ADC by providing a direct path to the ADC.

HPL, HPR, and JACKSNS provide a headset detection feature which can both detect the insertion of a jack and measure the load impedance. Jack detection can be done in both shutdown and powered-on mode. The headphone and line outputs feature ground sensing to reduce ground noise. Reduced output offset voltage and extensive click-and-pop suppression circuitry on headphone amplifiers eliminate audible clicks and pops at startup and shutdown

#### **I<sup>2</sup>C Register Address Map** and Definitions

The MAX9856 has 28 internal registers used for configuration and status reporting. Table 1 lists all the registers, their addresses, and power-on-reset (POR) states. Registers 0x00 and 0x01 are read only, while all the other registers are read/write. Write zeros to all unused bits in the register table when updating the register, unless otherwise noted.

### **Table 1. Register Map**



MAX9856

#### Status Registers

Status registers 0x00 and 0x01 are read-only registers that report the status of various device functions. The status register bits are cleared upon a read operation of the status register and are set the next time the event occurs. Table 2 lists the status registers bit location and description.

#### **Table 2. Status Registers Bit Location**



#### **Status Register Bit Description**



bit locations and description.

#### Interrupt Enables

Hardware interrupts are reported on the open-drain IRQ pin. When an interrupt occurs, IRQ remains low until the interrupt is serviced by reading status register 0x00. If a flag is set, it is reported as a hardware interrupt only if

**Table 3. Interrupt Enable Bit Locations**



#### Clock Control

The MAX9856 can work with a master clock supplied from any system clock (MCLK) within the range of 10MHz to 60MHz range. A clock prescaler divides by 1, 2, or 4 to create an internal clock (PCLK) in the 10MHz to 20MHz range.

There are two clock-generation circuits that operate independently for the ADC and DAC path, allowing the ADC and DAC to be operated at different sample rates. BCLK services the LRCLK signals for both the ADC and

DAC. When the ADC and DAC operate at different LRCLK rates, BCLK should be set appropriately for the higher sample rate. The number of clock cycles per frame must be greater than or equal to the configured bit depth.

the corresponding interrupt enable is set. Each bit enables interrupts for the status flag in the respective bit location in register 0x00. Table 3 lists the interrupt enable

The MAX9856 digital audio interface can operate in either master or slave mode. In master mode, the MAX9856 generates the BCLK and LRCLK signals, which control the data flow on the digital audio interface. In slave mode, the external master device generates the BCLK and LRCLK signals. See Table 4.

#### **Table 4. Clock Control Register**



#### **Clock Control Register Bit Description**





#### DAC Interface

The MAX9856 DAC is capable of supporting any sample rate from 8kHz to 96kHz in either master or slave mode, including all common sample rates (8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz).

A 15-bit clock divider coefficient must be programmed into the device to set the DAC sample rate relative to the prescaled MCLK input (PCLK). This allows high flexibility in both the MCLK and LRCLK\_D frequencies. In slave mode, the interface accepts any LRCLK\_D signal between 7.8kHz to 100kHz.

There are two speed settings for the DAC set by the DRATE control bits. The highest rate runs the modulator at an internal clock rate between 5MHz and 10MHz, and provides the highest audio performance. The low rate runs the modulator between 2.5MHz and 5MHz for reduced power consumption.

The digital audio interface offers full functionality for several digital audio formats including left-justified, I2S, and PCM modes (Figure 1). Figure 2 shows the digital timing for various modes. Table 5 shows the DAC interface registers and descriptions. Table 6 lists the common DACNI and ADCNI values.







#### **DAC Interface Register Bit Descriptions**

### **DAC Interface Register Bit Descriptions (continued)**



### **Table 6. Common DACNI and ADCNI Values**



**Note:** Values in bold are exact integers that provide maximum full-scale performance.

MAX9856







Figure 2. Digital Audio Interface Timing Diagrams

#### ADC Interface

The stereo ADC is capable of outputting data at any sample rate from 8kHz to 48kHz. Data can be output in common formats including left justified, I2S, and PCM (Figure 1). Figure 2 shows the digital timing in both slave and master modes.

#### **Table 7. ADC Interface Registers**





#### **ADC Interface Register Bit Description**



### **ADC Interface Register Bit Description (continued)**



**MAXIM** 

### **ADC Interface Register Bit Description (continued)**



#### Digital Filters

The MAX9856 digital audio interface includes digital first-order highpass filters (Table 8) for both the DAC input and the ADC output. The corner frequency for each filter is selectable from 5Hz to 4kHz. The DAC filter (DACHP) can be used to reduce the low-frequency energy sent to speakers incapable of reproducing low frequencies. The ADC filter (ADCHP) can reduce lowfrequency noise such as wind noise from being converted. The cutoff frequency depends on sample rate and is shown in Table 9.

#### **Table 8. Digital Highpass Filters**





#### **Table 9. Digital Highpass Filter Cutoff Frequencies**

#### Automatic Gain Control

The MAX9856 AGC continuously adjusts the analog microphone PGAs to maintain constant signal level. When the AGC is enabled, manual control of the input PGA is not possible. The PGA includes zero-cross detection, which prevents gain changes, from being audible.

The AGC process consists of three main sections. When the AGC threshold is exceeded, the gain is reduced exponentially with a time constant referred to as the attack time. Once the large signal has passed, the AGC waits the specified hold time before reducing the gain. The time required to reduce the gain from maximum attenuation to minimum attenuation is known as the release time.

The AGC circuitry only operates on the PGA in the microphone path, but the digital level detector is based on the mixed signal. Only use the AGC when input signals from the LINEIN and AUXIN are excluded or attenuated.

Table 10 lists the AGC registers and shows the AGC register bit description.

#### **Table 10. Automatic Gain Control Registers**



### **AGC Register Bit Description**



### **AGC Register Bit Description (continued)**



MAX9856

#### Analog Mixers

The MAX9856 has two main analog mixers. The first feeds signals into the headphone and line output amplifiers while the second supplies the ADC input.

Each mixer is configurable independently for left and right channels. See Table 11 for audio mixer control registers and register bit description.

#### **Table 11. Audio Mixer Control Registers**



#### **Audio Mixer Register Bit Description**



#### Analog Inputs

The MAX9856 features various analog inputs. All inputs have independent gain control for maximum flexibility.

AUXIN is a mono auxiliary input that can be used for mixing alarms, beeps, and sound effects into the headphone outputs or ADC input. The AUXIN signal has a dedicated PGA for gain adjustment and can be mixed into the headphone output signal directly, bypassing the output mixer and volume control. AUXIN can also serve as an input for making precise measurements in the system. In this mode, the PGA is bypassed, increasing the impedance of the input, and is directly connected to the ADC.

Three microphone inputs are available. Two are pseudodifferential inputs with a shared ground connected to the inverting input of the microphone preamplifier. The third is a fully differential input. Stereo microphones that share a common return path can take advantage of the pseudo-differential configuration by connecting the common return to the MICGND, canceling common-mode noise. Figure 3 shows the typical application circuit for both single-ended and differential microphones. The microphone preamplifier and PGA provide a wide range of gain options. The microphone inputs can also be used as additional line inputs when the gain is set to 0dB.

A single low-noise bias voltage output is available (MICBIAS) to bias microphones from a clean supply with an external bias resistor. There are two selectable microphone bias voltages that can be selected depending on the power-supply voltage. Table 12 lists the audio input control registers and bit description.



Figure 3. Typical Microphone Connections: (a) Pseudo-Differential, (b) Differential



#### **Table 12. Audio Input Control Registers**



### **Audio Input Register Bit Description**

### **Audio Input Register Bit Description (continued)**



### **Audio Input Register Bit Description (continued)**



#### Audio Outputs

The MAX9856 features stereo headphone amplifiers and line output amplifiers with DirectDrive technology. DirectDrive eliminates the need for bulky and expensive DC-blocking capacitors on the outputs. The DirectDrive biasing scheme is illustrated in Figure 4. The headphone outputs have separate left/right volume controls while the line outputs produce a fixed level signal.

The audio outputs feature ground sensing, which is intended to reduce the effect of ground noise. In many systems, the ground return for line outputs and headphone jacks is used by other functions such as video signals and microphone signals. The sharing of ground can result in interference that is audible. The MAX9856's ground sense provides a path for the interfering signal to be input and combined with the output audio signal to reduce the audibility of the interference. Connect HGND-SNS directly to the ground terminal of the headphone jack to enable ground sense on the headphones (Figure 5). Similarly connect LGNDSNS directly to the ground terminal of a line output jack to enable ground sense on the line outputs. If ground sense is not required, connect HGNDSNS and LGNDSNS to AGND. Table 13 lists the audio output control registers and bit description.



Figure 4. Traditional Amplifier Output vs. MAX9856 DirectDrive Output



Figure 5. Ground Sense Connection

MAX9856



### **Table 13. Audio Output Control Registers**

# **Audio Output Register Bit Description**





#### Headset Detection

The MAX9856 features headset detection that can detect the insertion and removal of a jack as well as the load type. When a jack is detected, an interrupt on IRQ can be triggered to alert the microcontroller of the event. Figure 6 shows the typical configuration for jack detection and Table 14 shows the headset detect control register and bit description.

#### **Sleep-Mode Jack Detection**

When the MAX9856 is in shutdown and the power supply is available, sleep mode jack detection can be enabled to detect jack insertion. Sleep mode applies a 2µA pullup current to JACKSNS and HPL, which forces the voltage on JACKSNS and HPL to AVDD when no load is applied. When a jack is inserted, either JACK-SNS, HPL, or both are loaded sufficiently to reduce the output voltage to nearly 0V and clear the JKSNS or LSNS bits, respectively. The change in the LSNS and JKSNS bits sets JDET and triggers an interrupt on IRQ if IJDET is set. The interrupt signals the microcontroller that a jack has been inserted, allowing the microcontroller to respond as desired.

#### **Powered-On Jack Detection**

When the MAX9856 is in normal operation and the microphone interface is enabled, jack insertion and removal can be detected through the JACKSNS pin. As shown in Figure 6, V<sub>MIC</sub> is pulled up by MICBIAS. When a microphone is connected, V<sub>MIC</sub> is assumed to be between 0V and 95% of VMICBIAS. If the jack is removed, VMIC increases to VMICBIAS. This event causes JKMIC to be set, alerting the system that the headset has been removed. Alternatively, if the jack is inserted, VMIC decreases to below 95% of VMICBIAS and JKMIC is cleared, alerting that a jack has been inserted. The JKMIC bit can be configured to create a hardware interrupt that alerts the microcontroller of jack removal and insertion events.

#### **Impedance Detection**

The MAX9856 is able to detect the type of load connected by applying a 2mA pullup current to HPL, HPR, and JACKSNS. To minimize click-and-pop the current is ramped up and down over a 24ms period. The 2mA current can be individually applied to HPL, HPR, and JACKSNS by appropriately configuring the EN bits. When the 2mA current has finished ramping, HSDETL, HSDETR, and JSDET are updated to reflect the measured impedance. EN must be cleared and reset to remeasure the impedance. Figure 7 and Table 15 illustrate the impedance detection process.



Figure 6. Example Jack Configuration for Jack Detection



Figure 7. Current on HPL, HPR, or JACKSNS During Impedance Detection

### **Table 14. Headset Detect Control Register**



### **Table 15. Impedance Detection Routine**



### **Headset Detection Register Bit Description**



#### Power Management and Control

The MAX9856 has comprehensive power management that allows unused features to be disabled, thereby saving power. Table 16 shows the power/management register and a register bit description.

#### **Table 16. Power-Management Register**



#### **Power-Management Register Bit Description**



#### I2C Serial Interface

The MAX9856 features an I2C/SMBus™-compatible, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the MAX9856 and the master at clock rates up to 400kHz. Figure 8 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX9856 by transmitting the proper slave address followed by the register address and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX9856 is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the MAX9856 transmits the proper slave address followed by a series of nine SCL pulses. The MAX9856 transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or REPEATED START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than 500 $Ω$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than 500Ω, is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX9856 from high voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.



SMBus is a trademark of Intel Corp. Figure 8. 2-Wire Interface Timing Diagram

**MAXIM** 

Bit Transfer

#### Slave Address

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the START and STOP Conditions section).

#### START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 9). A START condition from the master signals the beginning of a transmission to the MAX9856. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.

#### Early STOP Conditions

The MAX9856 recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

The MAX9856 is preprogrammed with a slave address of 0x20 or 0010000. The address is defined as the 7 most significant bits (MSBs) followed by the read/write bit. Setting the read/write bit to 1 configures the MAX9856 for read mode. Setting the read/write bit to 0 configures the MAX9856 for write mode. The address is the first byte of information sent to the MAX9856 after the START condition.

#### **Acknowledge**

The acknowledge bit (ACK) is a clocked 9th bit that the MAX9856 uses to handshake receipt of each byte of data when in write mode (see Figure 10). The MAX9856 pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication.

The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not acknowledge is sent when the master reads the final byte of data from the MAX9856, followed by a STOP condition.



Figure 9. START, STOP, and REPEATED START Conditions



Figure 10. Acknowledge

#### Write Data Format

A write to the MAX9856 includes transmission of a START condition, the slave address with the R $\overline{W}$  bit set to 0, 1 byte of data to configure the internal register address pointer, 1 or more bytes of data, and a STOP condition. Figure 11 illustrates the proper frame format for writing 1 byte of data to the MAX9856. Figure 12 illustrates the frame format for writing n-bytes of data to the MAX9856.

The slave address with the R $\sqrt{W}$  bit set to 0 indicates that the master intends to write data to the MAX9856. The MAX9856 acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second byte transmitted from the master configures the MAX9856's internal register address pointer.

The pointer tells the MAX9856 where to write the next byte of data. An acknowledge pulse is sent by the MAX9856 upon receipt of the address pointer data.

The third byte sent to the MAX9856 contains the data that is written to the chosen register. An acknowledge pulse from the MAX9856 signals receipt of the data byte. The address pointer autoincrements to the next register address after each received data byte. This autoincrement feature allows a master to write to sequential registers within one continuous frame. Figure 12 illustrates how to write to multiple registers with one frame. The master signals the end of transmission by issuing a STOP condition.

Register addresses greater than 0x1C are reserved. Do not write to these addresses.



Figure 11. Writing 1 Byte of Data to the MAX9856



Figure 12. Writing n Bytes of Data to the MAX9856

#### Read Data Format

Send the slave address with the  $R/\overline{W}$  bit set to 1 to initiate a read operation. The MAX9856 acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START command followed by a read command resets the address pointer to register 0x00. The first byte transmitted from the MAX9856 is the contents of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer autoincrements after each read data byte. This autoincrement feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued, followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the MAX9856's slave address with the R $\overline{W}$  bit set to 0 followed by the register address. A REPEATED START condition is then sent followed by the slave address with the R $\overline{W}$  bit set to 1. The MAX9856 then transmits the contents of the specified register. The address pointer autoincrements after transmitting the first byte. The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition. Figure 13 illustrates the frame format for reading 1 byte from the MAX9856. Figure 14 illustrates the frame format for reading multiple bytes from the MAX9856.



Figure 13. Reading 1 Indexed Byte of Data from the MAX9856



Figure 14. Reading n Bytes of Indexed Data from the MAX9856

#### PCB Layout and Bypassing

Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the audio signal. Connect AGND, DGND, CPGND, and PGND together at a single point on the PCB using the star grounding technique. Route DGND, CPGND, and all traces that carry switching transients or digital signals separately from AGND and the analog audio signal paths. Ground all components associated with the charge pump to CPGND (CPVSS bypassing and CPVDD bypassing). Connect all digital I/O termination to DGND including DVDD and DVDDS2 bypassing. Bypass REF and MICBIAS to AGND.

Connect PVSS and SVSS together at the device and place the charge-pump hold capacitor (C2) as close to SVSS as possible and ground to CPGND. Bypass CPVDD with a 1µF capacitor to CPGND and place the bypass capacitor as close to the device as possible.

The MAX9856 thin QFN package features an exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a direct heat conduction path from the die to the PCB. Connect the exposed thermal pad to AGND.

An evaluation kit (EV Kit) is available to provide an example layout for the MAX9856. The EV Kit allows quick setup of the MAX9856 and includes easy-to-use software allowing all internal registers to be controlled.



#### Pin Configuration

#### Chip Information

PROCESS: BiCMOS

### Package Information

For the latest package outline information and land patterns (footprints), go to **[www.maxim-ic.com/packages](http://www.maxim-ic.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.





### Package Information (continued)

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



**MXXVIVI** 

### Revision History



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

MAX9856

**46** \_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2011 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.