FAIRCHILD

SEMICONDUCTOR

July 1989 Revised November 1999

74ACQ244 • 74ACTQ244 Quiet Series[™] Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The ACQ/ACTQ244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The ACQ/ACTQ utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT244

Ordering Code:

Order Number	Package Number	Package Description
74ACQ244SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACQ244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACQ244PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACTQ244SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACTQ244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ244QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74ACTQ244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ244PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram




Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
I ₀ —I ₇	Inputs
0 ₀ –0 ₇	Outputs

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

74ACQ244 • 74ACTQ244



Truth Tables

Inp	outs	Outputs			
OE ₁	In	(Pins 12, 14, 16, 18)			
L	L	L			
L	Н	н			
Н	Х	Z			
Inp	outs	Outputs			
Inp OE ₂	outs In	Outputs (Pins 3, 5, 7, 9)			
•					
•					

H = HIGH Voltage Level L = LOW Voltage Level X = Inmaterial Z = HIGH Impedance

Absolute Maximum F	Ratings(Note 1)	Recommended Operat	ing
Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions	
DC Input Diode Current (I _{IK})		Supply Voltage (V _{CC})	
$V_1 = -0.5V$	–20 mA	ACQ	2.0V to 6.0V
$V_{I} = V_{CC} + 0.5V$	+20 mA	ACTQ	4.5V to 5.5V
DC Input Voltage (V _I)	$-0.5V$ to $V_{CC} + 0.5V$	Input Voltage (V _I)	0V to V _{CC}
DC Output Diode Current (I _{OK})		Output Voltage (V _O)	0V to V _{CC}
$V_0 = -0.5V$	–20 mA	Operating Temperature (T _A)	-40°C to +85°C
$V_{O} = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate $\Delta V / \Delta t$	
DC Output Voltage (V _O)	–0.5V to V $_{CC}$ + 0.5V	ACQ Devices	
DC Output Source		V_{IN} from 30% to 70% of V_{CC}	
or Sink Current (I _O)	±50 mA	V _{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
DC V_{CC} or Ground Current		Minimum Input Edge Rate $\Delta V/\Delta t$	
per Output Pin (I _{CC} or I _{GND})	±50 mA	ACTQ Devices	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	V _{IN} from 0.8V to 2.0V	
DC Latch-Up Source or		V _{CC} @ 4.5V, 5.5V	125 mV/ns
Sink Current	±300 mA	Note 1: Absolute maximum ratings are those val	, ,
Junction Temperature (T $_{J}$)		to the device may occur. The databook specifica out exception, to ensure that the system design	
PDIP	140°C	supply, temperature, and output/input loading va recommend operation of FACT™ circuits outside	riables. Fairchild does not

DC Electrical Characteristics for ACQ

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol		(V) 3.0	Тур	Guaranteed Limits		Units	Conditions
V _{IH}	Minimum HIGH Level		1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
/ _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{он}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		I _{OH} = -12 mA
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2
/ _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
IN (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$
OLD	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
OHD	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
CC Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC}$ or GND
oz	Maximum 3-STATE						$V_{I}(OE) = V_{IL}, V_{IH}$
-	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}$, GND
							$V_0 = V_{CC}$, GND

www.fairchildsemi.com

74ACQ244 • 74ACTQ244

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Falameter	(V)	Тур Gu		uaranteed Limits	Units	Conditions	
/ _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figure 1, Figure 2 (Note 5)(Note 6)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		v	Figure 1, Figure 2 (Note 5)(Note 6)	
/ _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	3.1	3.5		V	(Note 5)(Note 7)	
/ _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Note 5)(Note 7)	

Note 2: All outputs loaded thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Note 5: DIP package.

Note 6: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

DC Electrical Characteristics for ACTQ

Symbol	Parameter	V _{CC} T _A = +2		+ 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	Minimum HIGH Level	(V)	Тур	G	uaranteed Limits	Units	Conditions
/ _{IH}		4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} – 0.1V
/ _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	v	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	504
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 8)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	L 50A
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 8)
I _{IN} (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$
oz	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5		±0.25	±2.5	μΑ	$V_O = V_{CC}, GND$
сст	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
OLD	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
онр	Output Current (Note 9)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
(Note 4)	Supply Current	5.5		4.0	40.0	μΛ	VIN - VCC OI GIVD
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 10)(Note 11)
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		v	(Note 10)(Note 11)
V _{IHD}	Minimum HIGH Level	5.0	1.9	2.2		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.9	2.2		v	(11018 10)(11018 12)
V _{ILD}	Maximum LOW Level	FO	1.0	0.0		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 10)(Note 12)

Note 10: DIP package.

DC Electrical Characteristics for ACTQ (Continued)

Note 11: Max number of outputs defined as (n). Data Inputs are driven 0V to 3V. One output @ GND. Note 12: Max number of Data Inputs (n) switching. (n-1) Inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}).

Note 12: Max number of Data Inputs (n) switching. (n–1) Inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics for ACQ

Symbol	Parameter	V _{cc} (V)				T _A = -40° C _L =	Units	
	(Note 13)	Min	Тур	Max	Min	Мах		
t _{PHL}	Propagation Delay	3.3	2.0	7.0	9.0	2.0	9.5	ns
t _{PLH}	Data to Output	5.0	1.5	5.0	6.0	1.5	6.5	115
t _{PZL} t _{PZH}	Output Enable Time	3.3	2.5	8.0	12.0	2.5	12.5	ns
		5.0	1.5	6.5	8.0	1.5	8.5	
t _{PHZ} t _{PLZ}	Output Disable Time	3.3	1.0	9.0	13.5	1.0	14.0	
		5.0	1.0	7.5	9.0	1.0 9.5	ns	
t _{OSHL} t _{OSLH}	Output to Output	3.3		1.0	1.5		1.5	
	Skew Data to Output (Note 14)	5.0		0.5	1.0		1.0	ns

Note 13: Voltage Range 5.0 is $5.0 \text{ }\pm 0.5 \text{ }\text{V}.$

Voltage Range 3.3 is 3.3V \pm 0.3V.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Electrical Characteristics for ACTQ

Sumbal	Description	V _{cc}	T _A = +25°C C _L = 50 pF			T _A = −40°C to +85°C C ₁ = 50 pF		Units
Symbol	Parameter	(V) (Note 15)	Min	Typ	Мах	Min	Max	Units
t _{PHL}	Propagation Delay	5.0	1.5	5.5	6.5	1.5	7.0	ns
t _{PLH}	Data to Output							
t _{PZL}	Output Enable Time	5.0	1.5	7.0	8.5	1.5	9.0	ns
t _{PZH}								
t _{PHZ}	Output Disable Time	5.0	1.0	8.0	9.5	1.0	10.0	ns
t _{PLZ}								
t _{OSHL}	Output to Output	5.0		0.5	1.0		1.0	ns
t _{OSLH}	Skew Data to Output (Note 16)							

Note 15: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 16: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	70	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

- Hewlett Packard Model 8180A Word Generator
- PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 17: V_{OHV} and V_{OLP} are measured with respect to ground reference **Note 18:** Input pulses have the following characteristics: f = 1 MHz, t_r = 3 ns, t_f = 3 ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case active and enable transition. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

