

# Low Voltage Single Supply SPDT Analog Switch

# NLAST4599

The NLAST4599 is an advanced high speed CMOS single pole – double throw analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This switch controls analog and digital voltages that may vary across the full power–supply range (from  $V_{\rm CC}$  to GND).

The device has been designed so the ON resistance  $(R_{ON})$  is much lower and more linear over input voltage than  $R_{ON}$  of typical CMOS analog switches.

The channel select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

#### **Features**

- Select Pin Compatible with TTL Levels
- Channel Select Input Over-Voltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break-Before-Make Circuitry
- Low Power Dissipation:  $I_{CC} = 2 \mu A \text{ (Max)}$  at  $T_A = 25^{\circ}\text{C}$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; MM > 200 V
- Chip Complexity: 38 FETs
- NLVAST Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Pin Assignment




Figure 2. Logic Symbol

## MARKING DIAGRAMS



TSOP-6 DT SUFFIX CASE 318G







A1 = Specific Device Code
A = Assembly Location

M = Date Code\*= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position and underbar may vary depending upon manufacturing location.

#### **FUNCTION TABLE**

Select	ON Channel
L	NC
Н	NO

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS** (Note 1)

	Parameter	Symbol	Value	Unit
Positive DC Supply Volta	nge	V <sub>CC</sub>	-0.5 to +7.0	V
Analog Input Voltage (V <sub>N</sub>	IO or V <sub>COM</sub> )	V <sub>IS</sub>	$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
Digital Select Input Volta	ge	V <sub>IN</sub>	$-0.5 \le V_1 \le +7.0$	V
DC Current, Into or Out of	of Any Pin	I <sub>IK</sub>	±50	mA
Power Dissipation in Still	Air SC-88 TSOP6	$P_{D}$	200 200	mW
Storage Temperature Ra	nge	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature, 1mm	from Case for 10 seconds	T <sub>L</sub>	260	°C
Junction Temperature Ur	nder Bias	TJ	150	°C
ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	V <sub>ESD</sub>	2000 200 N/A	٧
Latchup Performance	Above V <sub>CC</sub> and Below GND at 125°C (Note 5)	I <sub>LATCHUP</sub>	±300	mA
Thermal Resistance	SC-88 TSOP6	$ heta_{\sf JA}$	333 333	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.
- 2. Tested to EIA/JESD22-A114-A
- 3. Tested to EIA/JESD22-A115-A
- 4. Tested to JESD22-C101-A
- 5. Tested to EIA/JESD78

#### RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
DC Supply Voltage	V <sub>CC</sub>	2.0	5.5	V
Digital Select Input Voltage	V <sub>IN</sub>	GND	5.5	V
Analog Input Voltage (NC, NO, COM)	V <sub>IS</sub>	GND	V <sub>CC</sub>	V
Operating Temperature Range	T <sub>A</sub>	-55	+125	°C
Input Rise or Fall Time SELECT $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $	t <sub>r</sub> , t <sub>f</sub>	0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

## DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Parameter	Condition	Symbol	V <sub>CC</sub>	-55 to 25°C	<85°C	<125°C	Unit
Minimum High-Level Input Voltage, Select Input		V <sub>IH</sub>	3.0 4.5 5.5	2.0 2.0 2.0	2.0 2.0 2.0	2.0 2.0 2.0	V
Maximum Low-Level Input Voltage, Select Input		V <sub>IL</sub>	3.0 4.5 5.5	0.5 0.8 0.8	0.5 0.8 0.8	0.5 0.8 0.8	V
Maximum Input Leakage Current, Select Input	V <sub>IN</sub> = 5.5 V or GND	I <sub>IN</sub>	5.5	<u>+</u> 0.1	<u>+</u> 1.0	<u>+</u> 1.0	μΑ
Power Off Leakage Current	V <sub>IN</sub> = 5.5 V or GND	I <sub>OFF</sub>	0	<u>+</u> 10	<u>+</u> 10	<u>+</u> 10	μΑ
Maximum Quiescent Supply Current	Select and V <sub>IS</sub> = V <sub>CC</sub> or GND	Icc	5.5	1.0	1.0	2.0	μΑ

# DC ELECTRICAL CHARACTERISTICS - Analog Section

				Guara	nteed Lim	it	
Parameter	Condition	Symbol	V <sub>CC</sub>	-55 to 25°C	<85°C	<125°C	Unit
Maximum "ON" Resistance (Figures 17 – 23)	$\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{IS} = \text{GND to } V_{CC} \\ &I_{IN}I \leq 10.0 \text{ mA} \end{split}$	R <sub>ON</sub>	2.5 3.0 4.5 5.5	85 45 30 25	95 50 35 30	105 55 40 35	Ω
ON Resistance Flatness (Figures 17 – 23)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{IN}I \le 10.0 \text{ mA}$ $V_{IS} = 1V, 2V, 3.5V$	R <sub>FLAT</sub> (ON)	4.5	4	4	5	Ω
ON Resistance Match Between Channels	$\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &I_{IN}I \leq 10.0 \text{ mA} \\ &V_{NO} \text{ or } V_{NC} = 3.5 \text{ V} \end{aligned}$	ΔR <sub>ON</sub> (ON)	4.5	2	2	3	Ω
NO or NC Off Leakage Current (Figure 9)	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{NO}$ or $V_{NC} = 1.0$ $V_{COM}$ 4.5 $V$	I <sub>NC(OFF)</sub> I <sub>NO(OFF)</sub>	5.5	1	10	100	nA
COM ON Leakage Current (Figure 9)	$\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NC} \text{ floating or} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NO} \text{ floating} \\ &V_{COM} = 1.0 \text{ V or 4.5 V} \end{aligned}$	I <sub>COM(ON)</sub>	5.5	1	10	100	nA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$ )

					Guaranteed Max Limit							
			v <sub>cc</sub>	$V_{\text{IS}}$	-5	5 to 25	s°C	<8	5°C	<12	25°C	
Parameter	Test Conditions	Symbol	(V)	(V)	Min	Тур*	Max	Min	Max	Min	Max	Unit
Turn-On Time	$R_L = 300 \Omega, C_L = 35 pF$	t <sub>ON</sub>	2.5	2.0	5	23	28	5	30	5	30	ns
(Figures 12 and 13)	(Figures 5 and 6)		3.0	2.0	5	16	21	5	25	5	25	
			4.5	3.0	2	11	16	2	20	2	20	
			5.5	3.0	2	9	14	2	20	2	20	
Turn-Off Time	$R_L = 300 \Omega, C_L = 35 pF$	t <sub>OFF</sub>	2.5	2.0	1	7	12	1	15	1	15	ns
(Figures 12 and 13)	(Figures 5 and 6)		3.0	2.0	1	5	10	1	15	1	15	
			4.5	3.0	1	4	9	1	12	1	12	
			5.5	3.0	1	3	8	1	12	1	12	
Minimum Break-Before-	V <sub>IS</sub> = 3.0 V (Figure 4)	t <sub>BBM</sub>	2.5	2.0	1	12		1		1		ns
Make Time	$R_L = 300 \Omega, C_L = 35 pF$		3.0	2.0	1	11		1		1		
			4.5	3.0	1	6		1		1		
			5.5	3.0	1	5		1		1		
					Тур	oical @	25, V	CC = 5	.0 V	•	•	
Maximum Input Capacitance, Select Input Analog I/O (switch off) Common I/O (switch off) Feedthrough (switch on)		C <sub>IN</sub> C <sub>NO</sub> or C <sub>NC</sub> C <sub>COM</sub> C <sub>(ON)</sub>	8 10 10 20						pF			

<sup>\*</sup>Typical Characteristics are at 25°C.

# ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)


Parameter	Condition	Symbol	V <sub>CC</sub> V	Typical 25°C	Unit
Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response (Figure 10)	V <sub>IN</sub> = 0 dBm V <sub>IN</sub> centered between V <sub>CC</sub> and GND (Figure 7)	BW	3.0 4.5 5.5	170 200 200	MHz
Maximum Feedthrough On Loss	V <sub>IN</sub> = 0 dBm @ 100 kHz to 50 MHz V <sub>IN</sub> centered between V <sub>CC</sub> and GND (Figure 7)	V <sub>ONL</sub>	3.0 4.5 5.5	-2 -2 -2	dB
Off-Channel Isolation (Figure 10)	f = 100 kHz; V <sub>IS</sub> = 1 V RMS V <sub>IN</sub> centered between V <sub>CC</sub> and GND (Figure 7)	V <sub>ISO</sub>	3.0 4.5 5.5	-93 -93 -93	dB
Charge Injection Select Input to Common I/O (Figure 15)	$\begin{aligned} &V_{IN} = V_{CC\ to}\ GND,\ F_{IS} = 20\ kHz\\ &t_r = t_f = 3\ ns\\ &R_{IS} = 0\ \Omega,\ C_L = 1000\ pF\\ &Q = C_L * \Delta V_{OUT,}\ (Figure\ 8) \end{aligned}$	Q	3.0 5.5	1.5 3.0	pC
Total Harmonic Distortion THD + Noise	$F_{IS}$ = 20 Hz to 100 kHz, $R_L$ = Rgen = 600 $\Omega$ , $C_L$ = 50 pF	THD			%
(Figure 14)	$V_{IS} = 5.0 V_{PP}$ sine wave		5.5	0.1	

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
Device	Package	Shipping	
NLAST4599DFT2G	SC-88/SC-70/SOT-363 (Pb-Free)	3000 / Tape & Reel	
NLAST4599DTT1G	TSOP-6	2000 / Tone & Dool	
NLVAST4599DTT1G*	(Pb-Free)	3000 / Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLVAST Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.







Figure 4. t<sub>BBM</sub> (Time Break-Before-Make)







Figure 5.  $t_{ON}/t_{OFF}$ 







Figure 6. t<sub>ON</sub>/t<sub>OFF</sub>



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{\text{ISO}}$ , Bandwidth and  $V_{\text{ONL}}$  are independent of the input signal direction.

$$V_{ISO} = Off Channel Isolation = 20 Log \left(\frac{V_{OUT}}{V_{IN}}\right)$$
 for  $V_{IN}$  at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below  $V_{ONL}$ 

Figure 7. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>




Figure 8. Charge Injection: (Q)




Figure 9. Switch Leakage vs. Temperature




Figure 10. Bandwidth and Off-Channel Isolation




Figure 11. Phase vs. Frequency




Figure 12.  $t_{ON}$  and  $t_{OFF}$  vs.  $V_{CC}$  at 25°C




Figure 13.  $t_{ON}$  and  $t_{OFF}$  vs. Temp




Figure 14. Total Harmonic Distortion Plus Noise vs. Frequency




Figure 15. Charge Injection vs. COM Voltage




Figure 16.  $I_{CC}$  vs. Temp,  $V_{CC}$  = 3 V & 5 V




Figure 17.  $R_{ON}$  vs.  $V_{CC}$ , Temp = 25°C




Figure 18.  $R_{ON}$  vs Temp,  $V_{CC}$  = 2.0 V




Figure 19.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 2.5 V




Figure 20.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 3.0 V




Figure 21.  $R_{ON}$  vs. Temp,  $V_{CC}$  = 4.5 V




Figure 22.  $R_{ON}$  vs. Temp,  $V_{CC} = 5.0 \text{ V}$ 

Figure 23.  $R_{ON}$  vs. Temp,  $V_{CC} = 5.5 \text{ V}$ 




Figure 24. Tape Ends for Finished Goods




Figure 25. SC70-6/SC-88/SOT-363 DFT2 and SOT23-6/TSOP-6/SC59-6 DTT1 Reel Configuration/Orientation




Figure 26. Reel Dimensions

# **REEL DIMENSIONS**

Tape Size	T and R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7 in)	8.4 mm, + 1.5 mm, -0.0 (0.33 in + 0.059 in, -0.00)	14.4 mm (0.56 in)




Figure 27. Reel Winding Direction



#### TSOP-6 CASE 318G-02 ISSUE V

**DATE 12 JUN 2012** 

#### NOTES:


- OTLO.

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- 3. MAXIMUM LEAD I HICKNESS INCLUDES LEAD FINISH, MINIMUM LEAD FILICKNESS OF BASE MATERIAL.

  4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

  5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

	MILLIMETERS						
DIM	MIN	NOM	MAX				
Α	0.90	1.00	1.10				
A1	0.01	0.06	0.10				
b	0.25	0.38	0.50				
С	0.10	0.18	0.26				
D	2.90	3.00	3.10				
E	2.50	2.75	3.00				
E1	1.30	1.50	1.70				
е	0.85	0.95	1.05				
L	0.20	0.40	0.60				
L2	0.25 BSC						
84	00		4.00				



STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATI 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GAT	2. GND ' 3. D(OUT)- 4. D(IN)- 5. VBUS	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN		YLE 16: IN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE	

ANODE

CATHODE

5. N/C

6. CATHODE


# **RECOMMENDED SOLDERING FOOTPRINT\***

CATHODE/DRAIN

CATHODE/DRAIN

5. SOURCE 1


DRAIN 1



**DIMENSIONS: MILLIMETERS** 

# **GENERIC**

CATHODE





XXX = Specific Device Code

= Pb-Free Package

= Date Code

XXX = Specific Device Code

Α =Assembly Location Υ = Year

= Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


M

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6		PAGE 1 OF 1	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





**DATE 11 DEC 2012** 





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DIMENSIONS b AND B ARE DETERMINED AT DATUM H. DIMENSIONS b AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.

- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd	0.10			0.004		

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code


= Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

- \*Date Code orientation and/or position may vary depending upon manufacturing location.
- \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

**DATE 11 DEC 2012** 

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	STYLE 22: PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	STYLE 23: PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 29: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	STYLE 30: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales