

STW72N60DM2AG

Automotive-grade N-channel 600 V, 0.037 Ω typ., 66 A MDmeshTM DM2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STW72N60DM2AG	600 V	0.042 Ω	66 A	446 W



- AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Qrr) and time (trr) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STW72N60DM2AG	72N60DM2	TO-247	Tube

Contents STW72N60DM2AG

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	on history	11

STW72N60DM2AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1_	Drain current (continuous) at T _{case} = 25 °C		Α
ID	Drain current (continuous) at T _{case} = 100 °C	42	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	264	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	446	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature range		°C
Tj	Junction temperature range	-55 to 150	10

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.28	0C/M
R _{thj-amb}	Thermal resistance junction-ambient 50		°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{j\text{max}})$	10	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}, V_{DD} = 50$ V)	1500	mJ

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 66$ A, di/dt=800 A/ $\mu s;$ V_{DS} peak < $V_{(BR)DSS},$ V_{DD} = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} \leq 480 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	Zero gate voltage drain	V _{GS} = 0 V, V _{DS} = 600 V			10	
I _{DSS}	current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
lgss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 33 A		0.037	0.042	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5508	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	241	1	рF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	2.8	-	ρ.
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	470	1	pF
Rg	Intrinsic gate resistance	f = 1 MHz open drain	-	2	1	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 66 \text{ A},$	-	121	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see <i>Figure 15: "Test</i>	-	26	-	nC
Q_{gd}	Gate-drain charge	circuit for gate charge behavior")	-	61	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 33 \text{ A}$	-	32	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	67	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	112	-	ns
tf	Fall time	and Figure 19: "Switching time waveform")	-	10.4	-	

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		66	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		264	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 66 A	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 66 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	150		ns
Qrr	Reverse recovery charge	V _{DD} = 480 V (see Figure 16: "Test circuit for inductive load	-	0.75		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	ı	10.5		Α
t _{rr}	Reverse recovery time	$I_{SD} = 66 \text{ A}, di/dt = 100 \text{ A/}\mu\text{s},$	-	250		ns
Qrr	Reverse recovery charge	$V_{DD} = 480 \text{ V}, T_j = 150 \text{ °C (see}$ Figure 16: "Test circuit for	-	2.5		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	20.7		Α


Notes:


 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)












Figure 8: Capacitance variations

C
(pF)

10⁴

C
(ISS)

C
COSS

10²

10¹

10¹

10¹

10¹

10¹

10¹

10¹


10¹


10²


V_{DS} (V)

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG100415FQ69WVGS 1.10 $I_D = 250 \, \mu A$ 1.00 0.90 0.80 0.70 0.60 -75 T_i (°C) -25 25 75 125

Figure 10: Normalized on-resistance vs temperature GIPG100415FQ69WRON (norm.) 2.2 V_{GS}= 10 V $I_{D} = 33 A$ 1.8 1.4 1.0 0.6 0.2 -75 -25 25 75 125 $\overline{\mathsf{T}}_{\mathsf{i}}(^{\circ}\mathsf{C})$







Test circuits STW72N60DM2AG

3 Test circuits

Figure 14: Test circuit for resistive load




Figure 15: Test circuit for gate charge behavior

12 V 47 KΩ 11 KΩ

V_{GS} 11 KΩ

V_{GS} 12 V 147 KΩ

V_{GS} 11 KΩ

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW72N60DM2AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
27-Jan-2015	1	First release.
14-Apr-2015	2	Text edits and formatting changes throughout document Removed TO-247 long leads package data Added Section 2.1 Electrical characteristics (curves)
01-Jul-2015	3	Text edits and formatting changes throughout document On cover page: - updated title and features In Section Electrical ratings: - updated Table Absolute maximum ratings In Section Electrical characteristics: - updated Tables Static, Dynamic, Switching times and Sourcedrain diode Updated Section Electrical characteristics (curves)
09-Dec-2015	4	Updated Table 4: "Avalanche characteristics".
24-Oct-2016	5	Updated title and features in cover page. Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

