





LOW-POWER, DUAL-OUTPUT, CURRENT-MODE PWM CONTROLLER

FEATURES

- BiCMOS Version of UC3846 Family
- 1.4-mA Maximum Operating Current
- 100-μA Maximum Startup Current
- ±0.5-A Peak Output Current
- 125-ns Circuit Delay
- Easier Parallelability
- Improved Benefits of Current Mode Control

DESCRIPTION

The UCC3806 family of BiCMOS PWM controllers offers exceptionally improved performance with a familiar architecture. With the same block diagram and pinout of the popular UC3846 series, the UCC3806 line features increased switching frequency capability while greatly reducing the bias current used within the device. With a typical startup current of 50 μ A and a well defined voltage threshold for turn-on, these devices are favored


for applications ranging from off-line power supplies to battery operated portable equipment. Dual high-current, MOSFET driving outputs and a fast current sense loop further enhance device versatility.

All the benefits of current mode control including simpler loop closing, voltage feed-forward, parallelability with current sharing, pulse-by-pulse current limiting, and push/pull symmetry correction are readily achievable with the UCC3806 series.

These devices are available in multiple package options for both through-hole and surface mount applications; and in commercial, industrial, and military temperature ranges.

The UCC3806 is specified for operation from -55°C to 125°C, the UCC2806 is specified for operation from -40°C to 85°C, and the UCC3806 is specified for operation from 0°C to 70°C.

SIMPLIFIED APPLICATION DIAGRAM







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		UCx806	UNIT	
Supply voltage, V _{IN}	VIN, low impedance	15	V	
Supply current, I _{IN}	VIN, high impedance	25	mA	
Output supply voltage	VC	18	V	
Output current	Continuous source or sink	± 200		
	Gate drive	± 500	1.	
	SYNC	± 30	mA	
	COMP	± 10 to –(self-limiting)	1	
Analog input voltage range	CS-, CS+, NI, INV, SHUTDOWN	-0.3 to (V _{IN} + 0.3)	V	
Storage temperature, T _{Stg}	-65 to 150	°C		
Operating temperature, TJ	-55 to 150	°C		
Lead temperature, T _{SOI} , 1,6 mm (1/16 i	nch) from case for 10 seconds	300	°C	


⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.


RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Input voltage, V _{IN}		8.0		14.5	V
	UCC1806	-55		125	
Operating junction temperature, TJ	UCC2806	-40		85	°C
	UCC3806	0		70	

PACKAGE DESCRIPTION

D, DW, J, M, N OR PW PACKAGE (TOP VIEW)





N/C - No connection



ORDERING INFORMATION

	PACKAGED I	DEVICES		T _A = T _J				
DESIGNATOR	TYPE	OPTION	QUANTITY	– 55°C to 125°C	– 40°C to 85°C	0°C to 70°C		
_	0010 40	Tube	40	-	UCC2806D	-		
D	SOIC-16	Reeled	2,500	-	UCC2806DTR	-		
DIA	001014 40	Tube	40	-	UCC2806DW	UCC3806DW		
DW	SOICW-16	Reeled	2,000	-	UCC2806DWTR	UCC3806DWTR		
J	CDIP-16	Tube	25	UCC1806J	UCC2806J	UCC3806J		
L	CLCC-20	Tube	55	UCC1806L	-	-		
M	SSOP-16	Reeled	2,500	-	UCC2806MTR	-		
N	PDIP-16	Tube	25	-	UCC2806N	UCC3806N		
514/	T000D 40	Tube	90	-	UCC2806PW	UCC3806PW		
PW	TSSOP-16	Reeled	2,000	-	UCC2806PWTR	UCC3806PWTR		
	DI 00 00	Tube	46	-	UCC2806Q	UCC3806Q		
Q	PLCC-20	Reeled	1,000	_	UCC2806QTR	UCC3806QTR		

ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12 \text{ V, R}_{T} = 33 \text{ k}\Omega, C_{T} = 330 \text{ pF, C}_{BYPASS} \text{ on V}_{REF} = 0.01 \text{ }\mu\text{F, } -55^{\circ}\text{C} < T_{A} < 125^{\circ}\text{C} \text{ for the UCC1806, } -40^{\circ}\text{C} < T_{A} < 85^{\circ}\text{C} \text{ for the UCC2806, } 0^{\circ}\text{C} < T_{A} < 70^{\circ}\text{C} \text{ for the UCC3806, and } T_{A} = T_{J} \text{ (unless otherwise noted)}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFEREN	ICE						
V _{REF}	Supply, UVLO, turn-on	UCC1806 UCC2806		5.02	5.10	5.17	V
		UCC3806		5.00	5.10	5.20	
	Load regulation		0.2 mA ≤ I _{OUT} ≤ 5 mA		3	25	>/
	Total output variation (1)(2)		Line, load, temperature	-150		150	mV
	Output noise voltage (2)		10 Hz \leq f _{OSC} \leq 10 kHz, $T_J = 25$ °C		70		μV
	Long term stability (2)		T _A = 125°C, 1000 hours		5	25	mV
	Output short circuit			-10		-30	mA
OSCILLAT	TOR						
	Initial accuracy		T _J = 25°C	42	47	52	kHz
	Temperature stability (2)		$T(min) \le T_A \le T(max)$		2%		
	Amplitude				2.35		V
	Police to control time 20012	UCC1806 UCC2806	$V_{CT} = 0 \text{ V}, \qquad V_{RT} = V_{REF}$ $0.8 \text{ V} \le V_{SYNC} \le 2.0 \text{ V}$		50	125	
tDELAY Delay-to-output time, SY	Delay-to-output time, SYNC	UCC3806	V _{CT} = 0 V, V _{RT} = V _{REF} 0.8 V ≤ V _{SYNC} ≤ 2.0 V		50	100	ns



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12 \text{ V, R}_{T} = 33 \text{ k}\Omega, C_{T} = 330 \text{ pF, C}_{BYPASS} \text{ on V}_{REF} = 0.01 \text{ }\mu\text{F, } -55^{\circ}\text{C} < T_{A} < 125^{\circ}\text{C} \text{ for the UCC1806, } -40^{\circ}\text{C} < T_{A} < 85^{\circ}\text{C} \text{ for the UCC2806, } 0^{\circ}\text{C} < T_{A} < 70^{\circ}\text{C} \text{ for the UCC3806, and } T_{A} = T_{J} \text{ (unless otherwise noted)}$

	PARAMETER			TEST CONDITIONS			MAX	UNIT
OSCILLATO	R (continued)							
IDCHG	Discharge current		T _J = 25°C,	V _{CT} = 2.0 V		2		mA
VOL	Low-level output voltage, SYN	NC	I _{OUT} = 1 mA				0.4	
VOH	High-level output voltage, SY	NC	I _{OUT} = -4 mA		2.4			
V _{IL}	Low-level input voltage, SYN	<u> </u>	V _{CT} = 0 V,	V _{RT} = V _{REF}			0.8	V
VIH	High-level input voltage, SYN	С	V _{CT} = 0 V,	V _{RT} = V _{REF}	2.0			
ISYNC	Input current, SYNC				-1		1	μΑ
ERROR AME	PLIFIER							
	UCC1806 Input offset voltage UCC2806						5	mV
		UCC3806					10	
IBIAS	Input bias current						-1	μΑ
IOFSET	Input offset current						500	nA
CMR	Common mode range(1)				0		V _{IN} -2	V
A _{VOL}	Open loop gain		1 V ≤ V _{OUT} ≤ 4 V		80	100		dB
GBW	bandwidth				1			MHz
ICOMP_SINK	Output sink current		V _{ID} < −20 mV,	V _{COMP} = 1 V	1			mA
ICOMP_SRC	Output source current		V _{ID} < 20 mV,	V _{COMP} = 3 V	-80	-120		μΑ
VCOMP_L	Low-level output voltage		$V_{ID} = -50 \text{ mV}$				0.5	
VCOMP_H	High-level output voltage		$V_{ID} = -50 \text{ mV}$		4.5			V
CURRENT S	ENSE AMPLIFIER		•					
Α	Amplifier gain(3)(4)		$V_{CS-} = 0 V$,	VCURLIM = VREF	2.75	3.00	3.35	V/V
	Maximum differential input sig – V _{CS} –)	nal (VCS+	VCURLIM = VNI = VINV = 0V	VREF,	1.1			٧
	Input offset voltage	UCC1806 UCC2806	V _{CURLIM} = 0.5 V,	V _{COMP} = OPEN		10	30	μΑ
	,	UCC3806	V _{CURLIM} = 0.5 V,	V _{COMP} = OPEN		10	50	mV
CMRR	Common mode rejection ratio		$0 \text{ V} \leq \text{V}_{CM} \leq (\text{V}_{IN} - \text{V}_{IN})$	- 3.5 V)	60			dB
PSRR	Power supply rejection ratio				56			dB
IBIAS	Input bias current (3)		V _{CURLIM} = 0.5 V,	V _{COMP} = OPEN			-1	μΑ
	Input offset current (3)		V _{CURLIM} = 0.5 V,	V _{COMP} = OPEN			1	μΑ
	Delay-to-output time (5)		V _{NI} = V _{REF} , V _{CURLIM} = 2.75 V (V _{CS+} - V _{CS-}) =	V _{INV} = 0 V, 0 V to 1.5 V step		125	175	ns
CURRENT L	IMIT ADJUST							
	Current limit offset		$V_{CS-} = V_{CS+} = 0$	V,V _{COMP} = OPEN	0.4	0.5	0.6	V
I _{BIAS}	Input bias current						1	
	Minimum latching current				300	200		μΑ
	Maximum non-latching currer	nt				200	80	

 ⁽¹⁾ Line range = 10 V to 15 V, load range = 0.2 mA to 5 mA
 (2) Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12 \text{ V, R}_{T} = 33 \text{ k}\Omega, C_{T} = 330 \text{ pF, C}_{BYPASS} \text{ on V}_{REF} = 0.01 \text{ }\mu\text{F, } -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ for the UCC1806, } -40^{\circ}\text{C} < T_{A} < 85^{\circ}\text{C} \text{ for the UCC2806, } 0^{\circ}\text{C} < T_{A} < 70^{\circ}\text{C} \text{ for the UCC3806, and } T_{A} = T_{J} \text{ (unless otherwise noted)}$

SHUTDO	OWN TERMINAL							
	Threshold voltage	UCC1806 UCC2806			0.94	1.00	1.06	
	Ü	UCC3806			0.9	1.0	1.1	V
	Input voltage range	•			0		VIN	
tDLY	Delay-to-output time		0 V ≤ VSHUTDO)WN ≤ 1.3 V		75	150	ns
OUTPUT	7							
	Output supply voltage				2.5		15.0	
		UCC1806	I _{SINK} = 20 mA			100	300	
	Low-level output voltage	UCC2806	ISINK = 100 mA		0.4	1.1		
		UCC3806	I _{SINK} = 20 mA			100	200	V
			I _{SINK} = 100 mA			0.4	1.1	
			$I_{SRC} = -20 \text{ mA}$		11.6	11.9		
	High-level output voltage		ISRC = -100 m/	4	11.0	11.6		
^t RISE	Rise time		T _J = 25°C,	C _{LOAD} = 1000 pF		35	65	
t _{FALL}	Fall time		T _J = 25°C,	C _{LOAD} = 1000 pF		35	65	ns
UNDER	OLTAGE LOCKOUT (UVLO)							
VSTART	Startup threshold voltage				6.5	7.5	8.0	V
	Threshold hysteresis					0.75		V
ISTART	Startup current		V _{IN} < V _{START}			50	100	μΑ
I	Operating supply current					1.0	1.4	mA
	V _{IN} shunt voltage		$I_{VIN} = 10 \text{ mA}$		15.0		17.5	

- (1) Line range = 10 V to 15 V, load range = 0.2 mA to 5 mA
- (2) Ensured by design. Not production tested.
- Parameters measured at trip point of latch with $V_{NI} = VREF$, $V_{INV} = 0V$.
- (4) Amplifier gain defined as: G = delta change at COMP /delta change forced at CS+ delta voltage at CS+ = 0 to 1V
- (5) Current-sense amplifier output is slew rate limited to provide noise immunity.

THERMAL RESISTANCE TABLE

PACKAGE DESIGNATOR	PACKAGE TYPE	(°C/W)	θJA (°C/W)
D	SOIC-16	35	50 to 120 ⁽¹⁾
DW	SOICW-16	27	50 to 100 ⁽¹⁾
J	CDIP-16	28	80 to 120
L	CLCC-20	20	70 to 80
M	SSOP-16	38	144 to 172 ⁽²⁾
N	PDIP-16	45	90(1)
PW	TSSOP-16	15	123 to 147 ⁽²⁾
Q	PLCC-20	34	43 to 75(1)

⁽¹⁾ Specified θ JA (junction to ambient) is for devices mounted to 5 in² FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in² aluminum PC board. Test PWB was 0.062 in thick and typically used 0.635 mm trace widths for power packages and 1.3 mm trace widths for non-power packages with a 100x100 mil probe land area at the end of each trace.

⁽²⁾ Modeled data. If value range given for θ JA, the lower value is for 3x3 inch1 oz internal copper ground plane, and the higher value is for 1x1 inch ground plane. All model data assumes only one trace for each non-fused lead.



5

TERMINAL FUNCTIONS

	TERMINAL						
	PACK	AGES	1/0	DESCRIPTION			
NAME	D/DW/J/M /N/PW	L,Q	.,0	2233.11 113.13			
AOUT	11	14		LIST AND A LANCOSET			
BOUT	14	18	0	High-current gate drive for the external MOSFETs			
COMP	7	9	0	Output of the error amplifier			
CS-	3	4	I	Inverting input of the 3x, differential current sense amplifier			
CS+	4	5	I	Non-inverting input of the 3×, differential current sense amplifier			
CT	8	10	I	Oscillator timing capacitor connection point			
CURLIM	1	2	I	Programs the primary current limit threshold that determins latching or retry after an overcurrent situation			
GND	12	15	_	Reference ground and power ground for all functions of this device			
INV	6	8	I	Inverting input of the error amplifier.			
NI	5	7	I	Non-nverting input of the error amplifier.			
RT	9	12	I	Connection point for the oscillator timing resistor			
SHUTDOWN	16	20	I	Provided for enhanced protection. When SHUTDOWN is driven above 1 V, AOUT and BOUT are forced low.			
SYNC	10	13	I/O	Allows providing external synchronization with TTL compatible thresholds.			
VC	13	17	- 1	Input supply connection for the FET drive outputs.			
VIN	15	19	I	Input supply connection for this device.			
VREF	2	3	0	Reference output.			

DETAILED PIN DESCRIPTIONS

AOUT and BOUT: AOUT and BOUT provide alternating high current gate drive for the external MOSFETs. Duty cycle can be varied from 0% to 50% where minimum dead time is a function of CT. Both outputs use MOS transistor switches with inherent anti-parallel body diodes to clamp voltage swings to the supply rails, allowing operation without the use of clamp diodes.

COMP: COMP is the output of the error amplifier and the input of the PWM comparator. The error amplifier is a low output impedance, 2-MHz operational amplifier which allows sinking or sourcing of current at the COMP pin. The error amplifier is internally current limited, so that zero duty cycle can be commanded by externally forcing COMP to GND.

CS-: CS- is the inverting input of the 3× differential current sense amplifier.

CS+: CS+ is the non-inverting input of the 3× differential current sense amplifier.

CT: CT is the oscillator timing capacitor connection point, which is charged by the current set by RT. CT is discharged to GND through a 2.6-mA current sink. This causes a linear discharge of CT to 0 V which then initiates the next switching cycle. Dead time occurs during the discharge of CT, forcing AOUT and BOUT low. Switching frequency (f_S) and dead time (t_D) are approximated by:

$$f_{S} = \frac{1}{2 \times R_{T} \times C_{T} + t_{D}}$$
 and $t_{D} = 961 \times C_{T}$ (1)



DETAILED PIN DESCRIPTIONS (continued)

CURLIM: CURLIM programs the primary current limit threshold and determines whether the device latches off or retries after an overcurrent condition. When a shutdown signal is generated, a 200- μ A current source to ground pulls down on CURLIM. If the voltage on the pin remains above 350 mV the device remains latched and the power must be cycled to restart. If the voltage on the pin falls below 350 mV, the device attempts a restart. The voltage threshold is typically set by a resistor divider from V_{REF} to ground. To calculate the current limit adjust voltage threshold the following equations can be used.

Current limit adjust latching mode voltage is calculated in equation (2)

$$V = \frac{V_{REF} - (R1 \times 300 \,\mu\text{A} \times 3)}{1 + \left(\frac{R1}{R2}\right)} > 350 \,\text{mV}$$
(2)

Current limit adjust non-latching mode voltage is calculated in equation (3)

$$V = \frac{V_{REF} - (R1 \times 80 \,\mu\text{A} \times 3)}{1 + \left(\frac{R1}{R2}\right)} < 350 \,\text{mV} \tag{3}$$

where

- R1 is the resistance from the VREF to CURLIM
- R2 is the resistance from CURLIM to GND

GND: GND is the reference ground and power ground for all functions of this part. Bypass and timing capacitors should be connected as close as possible to GND.

RT: RT is the connection point for the oscillator timing resistor. It has a low impedance input and is nominally at 1.25 V. The current through RT is mirrored to the timing capacitor pin, CT. This causes a linear charging of CT from 0 V to 2.35 V. Note that the current mirror is limited to a maximum of 100 μ A so R_T must be greater than 12.5 k Ω .

SYNC: SYNC is a bi-directional pin, allowing or providing external synchronization with TTL compatible thresholds. In a typical application RT is connected through a timing resistor to GND which allows the internal oscillator to free run. In this mode SYNC outputs a TTL compatible pulse during the oscillator dead time (when CT is being discharged). If RT is forced above 4.4 V, SYNC acts as an input with TTL compatible thresholds and the internal oscillator is disabled. When SYNC is high, greater than 2 V the outputs are held active low. When SYNC returns low, the outputs may be high until the on–time is terminated by the normal peak current signal, a fault seen at SHUTDOWN or the next high assertion of SYNC. Multiple UCC3806s can be synchronized by a single master UCC3806 or external clock.


VC: VC is the input supply connection for the FET drive outputs and has an input range from 2.5 V to 15 V. VC should be capacitively bypassed for proper operation.

VIN: VIN is the input supply connection for this device. The UCC1806 has a maximum startup threshold of 8 V and internally limited by means of a 15 V shunt regulator. The shunted supply current must be limited to 2.5 mA. For proper operation, VIN must be bypassed to GND with at least a 0.01-μF ceramic capacitor

VREF: VREF is a 5.1 V $\pm 1\%$ trimmed reference output with a 5 mA maximum available current. VREF must be bypassed to GND with at least a 0.1- μ F ceramic capacitor for proper operation.




FUNCTIONAL BLOCK DIAGRAM





TYPICAL APPLICATION DIAGRAM



UDG-99036

TYPICAL CHARACTERISTICS

Design equations for oscillator are described in the following equations.


$$f_{\rm OSC} = \frac{1}{t_{\rm RAMP} + t_{\rm FALL}} \tag{4}$$

$$t_{RAMP} = 1.92 \times R_{T} \times C_{T} \tag{5}$$

$$t_{\text{FALL}} = \frac{2.4 \times C_{\text{T}}}{\left(0.002 - \left(\frac{1.25}{R_{\text{T}}}\right)\right)} \tag{6}$$

$$t_{\mathsf{DEAD}} = t_{\mathsf{FALL}} \tag{7}$$

TYPICAL CHARACTERISTICS







Figure 1.

Figure 2.





10





2-May-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
5962-9457501MEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-9457501Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-9457501V2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9457501VEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
UCC1806J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UCC1806J883B	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UCC1806JQMLV	ACTIVE	CDIP	J	16		TBD	Call TI	Call TI
UCC1806L	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
UCC1806L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
UCC1806LQMLV	ACTIVE	LCCC	FK	20		TBD	Call TI	Call TI
UCC2806D	ACTIVE	SOIC	D	16	40	TBD	CU NIPDAU	Level-1-220C-UNLIM
UCC2806DTR	ACTIVE	SOIC	D	16	2500	TBD	CU NIPDAU	Level-1-220C-UNLIM
UCC2806DW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806DWTR	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UCC2806M	ACTIVE	SSOP/ QSOP	DBQ	16	75	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806MTR	ACTIVE	SSOP/ QSOP	DBQ	16	2500	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806N	ACTIVE	PDIP	N	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UCC2806PW	ACTIVE	TSSOP	PW	16	90	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806PWTR	ACTIVE	TSSOP	PW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC2806PWTRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UCC2806Q	ACTIVE	PLCC	FN	20	46	TBD	Call TI	Level-2-220C-1 YEAR
UCC2806QTR	ACTIVE	PLCC	FN	20	1000	TBD	Call TI	Level-2-220C-1 YEAR
UCC3806DW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC3806DWTR	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC3806J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UCC3806N	ACTIVE	PDIP	N	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UCC3806PW	ACTIVE	TSSOP	PW	16	90	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC3806PWTR	ACTIVE	TSSOP	PW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UCC3806Q	ACTIVE	PLCC	FN	20	46	TBD	Call TI	Level-2-220C-1 YEAR
UCC3806QTR	ACTIVE	PLCC	FN	20	1000	TBD	Call TI	Level-2-220C-1 YEAR

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

2-May-2005

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Э
d
rol
work
d rol

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated