


Features

- ◆ 128K x 36 memory configurations
- ◆ Supports high system speed:
 - Commercial:
 - 200MHz 3.1ns clock access time
 - Commercial and Industrial:
 - 183MHz 3.3ns clock access time
 - 166MHz 3.5ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- ◆ 3.3V core power supply
- ◆ Self-timed writecycle with global writecontrol (**GW**), byte write enable (**BWE**), and byte writes (**BWx**)

- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O
- ◆ Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Green parts available, see ordering information

Functional Block Diagram

Description

The IDT71V35761 are high-speed SRAMs organized as 128K x 36. The IDT71V35761 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V35761 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined

for one cycle before it is available on the next rising clock edge. If burst mode operation is selected ($\overline{ADV}=LOW$), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V35761 SRAM utilizes a high-performance CMOS process and is packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A0-A17	Address Inputs	Input	Synchronous
\overline{CE}	Chip Enable	Input	Synchronous
\overline{CS}_0 , \overline{CS}_1	Chip Selects	Input	Synchronous
\overline{OE}	Output Enable	Input	Asynchronous
\overline{GW}	Global Write Enable	Input	Synchronous
\overline{BWE}	Byte Write Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , $\overline{BW}_4^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
\overline{ADV}	Burst Address Advance	Input	Synchronous
\overline{ADSC}	Address Status (Cache Controller)	Input	Synchronous
\overline{ADSP}	Address Status (Processor)	Input	Synchronous
\overline{LBO}	Linear / Interleaved Burst Order	Input	DC
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
\overline{TRST}	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₃₁ , I/O ₁ -I/O ₄	Data Input / Output	I/O	Synchronous
V _{DD} , V _{DDQ}	Core Power, I/O Power	Supply	N/A
V _{SS}	Ground	Supply	N/A

5301 IBL 01

Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
\overline{ADSC}	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. \overline{ADSC} is an active LOW input that is used to load the address registers with new addresses.
\overline{ADSP}	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. \overline{ADSP} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSP} is gated by \overline{CE} .
\overline{ADV}	Burst Address Advance	I	LOW	Synchronous Address Advance. \overline{ADV} is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
\overline{BWE}	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs \overline{BW}_1 - \overline{BW}_4 . If \overline{BWE} is LOW at the rising edge of CLK then \overline{BW}_x inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
\overline{BW}_1 - \overline{BW}_4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. \overline{BW}_1 controls I/O ₀₋₇ , I/O _{P1} , \overline{BW}_2 controls I/O ₈₋₁₅ , I/O _{P2} , etc. Any active byte write causes all outputs to be disabled.
\overline{CE}	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CS ₀ and CS ₁ to enable the IDT71V35761. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS ₀ is used with \overline{CE} and CS ₁ to enable the chip.
CS ₁	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS ₁ is used with \overline{CE} and CS ₀ to enable the chip.
\overline{GW}	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. \overline{GW} supersedes individual byte write enables.
I/O ₀ -I/O ₃₁ I/O _{P1} -I/O _{P4}	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating.
\overline{OE}	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
TMS	Test ModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test DataOutput	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V35761 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
V _{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V _{DQ}	Power Supply	N/A	N/A	3.3V I/O Supply.
V _{SS}	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

5301tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

5301 tbl 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. TA is the "instant on" case temperature.

100 Pin TQFP Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5301 tbl 07

165 fBGA Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5301 tbl 04

NOTE:

1. TA is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	V
Vss	Supply Voltage	0	0	0	V
VIH	Input High Voltage - Inputs	2.0	—	VDD +0.3	V
VIH	Input High Voltage - I/O	2.0	—	VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	—	0.8	V

5301 tbl 06

NOTES:


1. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

119 BGA Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5301 tbl 07a

Pin Configuration⁽³⁾ – 128K x 36 , PKG100



Top View
100 TQFP

NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3. This text does not indicate orientation of actual part-marking.

Pin Configuration⁽⁵⁾ – 128K x 36, BG119, BGG119

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	<u>ADSP</u>	A8	A16	VDDQ
B	NC	CS ₀	A3	<u>ADSC</u>	A9	CS ₁	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/O ³	VSS	NC	VSS	I/O ²	I/O ¹⁵
E	I/O ¹⁷	I/O ¹⁸	VSS	CE	VSS	I/O ¹³	I/O ¹⁴
F	VDDQ	I/O ¹⁹	VSS	OE	VSS	I/O ¹²	VDDQ
G	I/O ²⁰	I/O ²¹	<u>BW₃</u>	<u>ADV</u>	<u>BW₂</u>	I/O ¹¹	I/O ¹⁰
H	I/O ²²	I/O ²³	VSS	<u>GW</u>	VSS	I/O ⁹	I/O ⁸
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O ²⁴	I/O ²⁶	VSS	CLK	VSS	I/O ⁶	I/O ⁷
L	I/O ²⁵	I/O ²⁷	<u>BW₄</u>	NC	<u>BW₁</u>	I/O ⁴	I/O ⁵
M	VDDQ	I/O ²⁸	VSS	<u>BWE</u>	VSS	I/O ³	VDDQ
N	I/O ²⁹	I/O ³⁰	VSS	A ₁	VSS	I/O ²	I/O ¹
P	I/O ³¹	I/O ⁴	VSS	A ₀	VSS	I/O ⁰	I/O ¹
R	NC	A ₅	<u>LBO</u>	VDD	VDD / NC ⁽¹⁾	A ₁₃	NC
T	NC	NC	A ₁₀	A ₁₁	A ₁₄	NC	ZZ ⁽³⁾
U	VDDQ	NC/TMS ⁽²⁾	NC/TDI ⁽²⁾	NC/TCK ⁽²⁾	NC/TDO ⁽²⁾	NC/TRST ^(2,4)	VDDQ

5301 drw 04

Top View 119 BGA

NOTES:

1. R5 can either be directly connected to Vdd, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, Vdd or left floating.
3. T7 can be left unconnected and the device will always remain in active mode.
4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to Vdd.
5. This text does not indicate orientation of actual part-marking.

Pin Configuration⁽⁶⁾ – 128K x 36, BQG165

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽⁴⁾	A7	\overline{CE}_1	\overline{BW}_3	\overline{BW}_2	\overline{CS}_1	$\overline{BW}\overline{E}$	\overline{ADSC}	\overline{ADV}	A8	NC
B	NC	A6	CS0	\overline{BW}_4	\overline{BW}_1	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A9	NC ⁽⁴⁾
C	I/O3	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O2	
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O15	I/O14	
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O13	I/O12	
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O11	I/O10	
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O9	I/O8	
H	VDD ⁽¹⁾	NC	NC	VDD	VSS	VSS	VDD	NC	NC	ZZ ⁽³⁾	
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O7	I/O6	
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O5	I/O4	
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O3	I/O2	
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O1	I/O0	
N	I/O4	NC	VDDQ	VSS	NC/ $\overline{TRST}^{(2,5)}$	NC ⁽⁴⁾	NC	VSS	VDDQ	NC	I/O1
P	NC	NC ⁽⁴⁾	A5	A2	NC/TDI ⁽²⁾	A1	NC/TDO ⁽²⁾	A10	A13	A14	NC ⁽⁴⁾
R	\overline{LBO}	NC ⁽⁴⁾	A4	A3	NC/TMS ⁽²⁾	A0	NC/TCK ⁽²⁾	A11	A12	A15	A16

5301 tbl 17

Top View 165 fBGA

NOTES:

1. H1 can either be directly connected to Vdd, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, Vdd or left floating.
3. H11 can be left unconnected and the device will always remain in active mode.
4. Pins P11, N6, B11, A1, R2 and P2 are reserved for 9M, 18M, 36M, 72M, 144M and 288M respectively.
5. \overline{TRST} is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to Vdd.
6. This text does not indicate orientation of actual part-marking.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
$ I_{LZ }$	$ZZ, \overline{LB0}$ and JTAG Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}$, Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -8mA, V_{DD} = \text{Min.}$	2.4	—	V

5301 tbl 08

NOTE:

- The $\overline{LB0}$, TMS, TDI, TCK & \overline{TRST} pins will be internally pulled to V_{DD} and the ZZ pin will be internally pulled to V_{SS} if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

Symbol	Parameter	Test Conditions	200MHz	183MHz		166 MHz		Unit
			Com'l	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	360	340	350	320	330	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	30	30	35	30	35	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	130	120	130	110	120	mA
I_{ZZ}	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	30	30	35	30	35	mA

5301 tbl 09

NOTES:



- All values are maximum guaranteed values.
- At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{Cyc}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDQ} - 0.2V$, $V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V$, $V_{LD} = 0.2V$.

AC Test Conditions ($V_{DDQ} = 3.3V$)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

5301tbl 10

AC Test Load



5301 drw 07

Synchronous Truth Table^(1,3)

Operation	Address Used	\overline{OE}	CS0	\overline{CS}_1	ADSP	ADSC	ADV	\overline{GW}	BWE	\overline{BW}_x	\overline{OE} (2)	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	Dout
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	Hi-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	Din
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	Din
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	Hi-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	-	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	-	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	-	Hi-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	Din
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	Din
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	-	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	-	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	-	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	-	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	-	Din
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	-	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	-	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	-	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	X	X	-	Din

NOTES:

1. L = VIL, H = VIH, X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

5301tbl 11

Synchronous Write Function Truth Table⁽¹⁾

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

5301 tbl 12

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	\overline{OE}	\overline{ZZ}	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5301 tbl 13

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO} = V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5301 tbl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO} = V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5301 tbl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	200MHz ⁽⁵⁾		183MHz		166MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tcyc	Clock Cycle Time	5	—	5.5	—	6	—	ns
tch ⁽¹⁾	Clock High Pulse Width	2	—	2.2	—	2.4	—	ns
tcl ⁽¹⁾	Clock Low Pulse Width	2	—	2.2	—	2.4	—	ns
Output Parameters								
tcd	Clock High to Valid Data	—	3.1	—	3.3	—	3.5	ns
tcoc	Clock High to Data Change	1.0	—	1.0	—	1.0	—	ns
taLZ ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	ns
tchZ ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	ns
toE	Output Enable Access Time	—	3.1	—	3.3	—	3.5	ns
tolz ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	0	—	ns
tohz ⁽²⁾	Output Enable High to Output High-Z	—	3.1	—	3.3	—	3.5	ns
Set Up Times								
tsA	Address Setup Time	1.2	—	1.5	—	1.5	—	ns
tss	Address Status Setup Time	1.2	—	1.5	—	1.5	—	ns
tsD	Data In Setup Time	1.2	—	1.5	—	1.5	—	ns
tsW	Write Setup Time	1.2	—	1.5	—	1.5	—	ns
tsAV	Address Advance Setup Time	1.2	—	1.5	—	1.5	—	ns
tsc	Chip Enable/Select Setup Time	1.2	—	1.5	—	1.5	—	ns
Hold Times								
tHA	Address Hold Time	0.4	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.4	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.4	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.4	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.4	—	0.5	—	0.5	—	ns
tHC	Chip Enable/Select Hold Time	0.4	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters								
tzpw	ZZ Pulse Width	100	—	100	—	100	—	ns
tzr ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	ns
tcfg ⁽⁴⁾	Configuration Set-up Time	20	—	22	—	24	—	ns

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tcfg is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.
5. Commercial temperature range only.

5301tbl 16


Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. CS₀ timing transitions are identical but inverted to the CE and CS₁ signals. For example, when CE and CS₁ are LOW on this waveform, CS₀ is HIGH.


Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.
3. O1(Ax) represents the first output from the external address Ax; O1(Az) represents the first output from the external address Az; O2(Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.


Timing Waveform of Write Cycle No. 1 - **GW** Controlled^(1,2,3)



NOTES.

1. ZZ input is LOW, **BWE** is HIGH and **LBO** is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Aw. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing or the four word burst in the sequence defined by the state of the **LBO** input. In the case of input I2 (Ay) this data is valid for two cycles because **ADV** is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the **CE** and **CS1** signals. For example, when **CE** and **CS1** are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Write Cycle No. 2 - Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and \overline{BO} is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{BO} input. In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected mode.
2. \overline{LBO} is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS₀ timing transitions are identical but inverted to the CE and CS₁ signals. For example, when CE and CS₁ are LOW on this waveform, CS₀ is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

5301 drw 14

Non-Burst Write Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
4. For write cycles, \overline{ADSP} and \overline{ADSC} have different limitations.

5301 drw 15

JTAG Interface Specification (SA Version only)



NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{\text{TRST}}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text{TRST}}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter			
		Min.	Max.	Units
t _{JCYC}	JTAG Clock Input Period	100	—	ns
t _{JCH}	JTAG Clock HIGH	40	—	ns
t _{JCL}	JTAG Clock Low	40	—	ns
t _{JR}	JTAG Clock Rise Time	—	5 ⁽¹⁾	ns
t _{JF}	JTAG Clock Fall Time	—	5 ⁽¹⁾	ns
t _{JRST}	JTAG Reset	50	—	ns
t _{JRSR}	JTAG Reset Recovery	50	—	ns
t _{JCD}	JTAG Data Output	—	20	ns
t _{JDC}	JTAG Data Output Hold	0	—	ns
t _{JS}	JTAG Setup	25	—	ns
t _{JH}	JTAG Hold	25	—	ns

I5301 tbl 01

NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

I5301tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x23C, 0x23E	Defines IDT part number 71V35761SA.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5301 tbl 02

Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

I5301 tbl 04

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

Ordering Information



*Commercial temperature range only

** JTAG (SA version) is not available with 100 pin TQFP package.

5301 drw 13

NOTES:

1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
166	71V35761S166PFG	PKG100	TQFP	C	166	71V35761SA166BG	BG119	PBGA	C	
	71V35761S166PFG8	PKG100	TQFP	C		71V35761SA166BG8	BG119	PBGA	C	
	71V35761S166PFGI	PKG100	TQFP	I		71V35761SA166BGG	BGG119	PBGA	C	
	71V35761S166PFG8	PKG100	TQFP	I		71V35761SA166BGG8	BGG119	PBGA	C	
183	71V35761S183PFG	PKG100	TQFP	C		71V35761SA166BGGI	BGG119	PBGA	I	
	71V35761S183PFG8	PKG100	TQFP	C		71V35761SA166BGGI8	BGG119	PBGA	I	
	71V35761S183PFGI	PKG100	TQFP	I		71V35761SA166BGI	BG119	PBGA	I	
	71V35761S183PFG8	PKG100	TQFP	I		71V35761SA166BGI8	BG119	PBGA	I	
200	71V35761S200PFG	PKG100	TQFP	C		71V35761SA166BQG	BQG165	CABGA	C	
	71V35761S200PFG8	PKG100	TQFP	C		71V35761SA166BQG8	BQG165	CABGA	C	
						71V35761SA166BQGI	BQG165	CABGA	I	
						71V35761SA166BQGI8	BQG165	CABGA	I	
183	71V35761SA183BG	BG119	PBGA	C	183	71V35761SA183BG	BG119	PBGA	C	
	71V35761SA183BG8	BG119	PBGA	C		71V35761SA183BGG	BGG119	PBGA	C	
	71V35761SA183BGG	BGG119	PBGA	C		71V35761SA183BGG8	BGG119	PBGA	C	
	71V35761SA183BGGI	BGG119	PBGA	I		71V35761SA183BGGI	BGG119	PBGA	I	
	71V35761SA183BGGI8	BGG119	PBGA	I		71V35761SA183BGI	BG119	PBGA	I	
	71V35761SA183BGI	BG119	PBGA	I		71V35761SA183BGI8	BG119	PBGA	I	
	71V35761SA183BQG	BQG165	CABGA	C		71V35761SA183BQG	BQG165	CABGA	C	
	71V35761SA183BQG8	BQG165	CABGA	C		71V35761SA183BQGI	BQG165	CABGA	I	
	71V35761SA183BQGI8	BQG165	CABGA	I		71V35761SA200BG	BG119	PBGA	C	
	71V35761SA200BG8	BG119	PBGA	C		71V35761SA200BGG	BGG119	PBGA	C	
200	71V35761SA200BGG	BGG119	PBGA	C		71V35761SA200BGG8	BGG119	PBGA	C	
	71V35761SA200BQG	BQG165	CABGA	C		71V35761SA200BQG8	BQG165	CABGA	C	
	71V35761SA200BQG8	BQG165	CABGA	C		71V35761SA200BQGI	BQG165	CABGA	I	
	71V35761SA200BQGI8	BQG165	CABGA	I		71V35761SA200BGI	BG119	PBGA	I	
	71V35761SA200BGI	BG119	PBGA	I		71V35761SA200BGI8	BG119	PBGA	I	
	71V35761SA200BQG	BQG165	CABGA	C		71V35761SA200BQG8	BQG165	CABGA	C	

Datasheet Document History

12/31/99		Created new datasheet from 71v3576 and 71v3578 datasheet.
	Pg. 1, 4, 8, 11, 19	Added industrial temperature range offering from 166MHz and 183MHz
04/04/00	Pg. 18	Added 100 pin TQFP package Diagram Outline
	Pg. 4	Add BGA capacitance table; Add industrial temperature to table; Insert note to Absolute Max Rating and Recommended Operating Temperature tables
06/01/00		Add new package diagram outline, 13 x 15mm 165fBGA
	Pg. 20	Correct BG119 Package Diagram Outline
07/15/00	Pg. 7	Add note reference to BG119 pinout
	Pg. 8	Add DNU reference note to BQ165 pinout
	Pg. 20	Update BG119 Package Diagram Outline Dimensions
10/25/00		Remove Preliminary status
	Pg. 8	Add reference note to N5 on the BQ165 pinout, reserved for JTAG <u>TRST</u>
04/22/03	Pg.4	Updated 165 BGA table information from TBD to 7
06/30/03	Pg. 1,2,3,5-9	Updated datasheet with JTAG information
	Pg. 5-8	Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package)) requiring NC or connection to Vss.
	Pg. 19,20	Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions
	Pg. 21-23	Removed old package information from the datasheet
	Pg. 24	Updated ordering information with JTAG and Y stepping information. Added information regarding packages available IDT website.
03/02/09	Pg. 21	Removed "IDT" from orderable part number
06/01/10	Pg. 1-21	Added "Restricted hazardous substance device" to the ordering information. Removed IDT71V35781S/SA from datasheet.
08/01/14	Pg. 1-3	Moved the FBD, the pin description and pin definition tables to pages 1 - 3 respectively to align the datasheet reading flow to that of our other established datasheets
	Pg. 20	In the Ordering Information, Tape & Reel added & RoHS designation changed to Green
11/06/14	Pg. 1	Removed "Y" stepping from the datasheet part number. Changed DS Device to IDT71V35761S/SA
	Pg. 1	In Features: Added text: "Green parts available, see ordering information"
	Pg. 2	In Description: Clarified text in last paragraph
	Pg. 3	Removed device 71V35781 in the Pin Definitions Table
	Pg. 21	Removed stepping from Ordering Information
	Pg. 22	Updated sramhelp contact information
05/18/20	Pg. 1-23	Rebranded as Renesas datasheet
	Pg. 1&20	Updated Green & Industrial temp range offerings
	Pg. 5-7	Updated package codes
	Pg. 21	Added Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.