

Click [here](#) to ask an associate for production status of specific part numbers.

MAX30207

±0.1°C Accurate, 1-Wire® Digital Temperature Sensor

General Description

The MAX30207 is a low-power, high-accuracy digital temperature sensor with ±0.1°C accuracy from +30°C to +50°C and ±0.3°C accuracy from 0°C to +70°C. It provides a 16-bit resolution (0.005°C).

The 2mm x 2mm x 0.75mm package design has extremely low thermal mass and can be mounted on a flex PCB with only two conducting traces, allowing for minimal thermal conduction to the system PCB and accurate temperature measurements.

Data is transferred serially through the 1-Wire® protocol, which requires only one data line and a ground reference for communication. Power to the device is also provided using the same data line used for communication using parasite power circuitry inside the device. Each MAX30207 has its own unique 64-bit registration number factory programmed into the chip. This unique 64-bit registration number acts as the node address in a multidrop 1-Wire® network. In multidrop networks, optional GPIO pins may be used as address bits to identify each device's physical location.


Applications

- Wearable Body Temperature Monitors
- Medical Thermometers
- Internet of Things (IoT) Sensors

Benefits and Features

- High Accuracy and Precision
 - ±0.1°C Accuracy from +30°C to +50°C
 - ±0.3°C Accuracy from 0°C to +70°C
- Long Battery Life
 - 1.7V to 3.6V Operating Voltage
 - 67µA Operating Current During Measurement
 - 0.6µA Average Current Measuring at 0.25sps
 - 16ms Integration Time
- Small Size and Innovative Package
 - Tiny 2mm x 2mm LGA Package
 - Up to 32 Unique Physical Location Addresses
- Safety and Compliance
 - Unique ROM IDs Allow Device to be NIST Traceable
 - High and Low Temperature Alarms
- Simple and Robust Digital Interface
 - 1-Wire® Interface
 - Cyclic Redundancy Check (CRC)
 - Multidrop Capability
 - IEC 61000-4-2 ESD: ±15kV Air Gap, ±6kV Contact

Simplified Block Diagram



[Ordering Information](#) appears at end of data sheet.

19-101275; Rev 1; 6/22

© 2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2022 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	6
Package Information	6
10-PIN THIN LGA	6
Electrical Characteristics	6
Typical Operating Characteristics	9
Pin Configuration	10
MAX30207	10
Pin Description	10
Functional Diagram	11
Functional Diagram	11
Detailed Description	12
Operation	12
Measuring Temperature	12
Alarm Signaling	13
General Purpose Input/Output (GPIO)	13
1-Wire Bus System	14
Transaction Sequence	14
Initialization	15
ROM Commands	15
Search ROM [0xF0]	15
Read ROM [0x33]	15
Match ROM [0x55]	15
Skip ROM [0xCC]	15
Alarm Search [0xEC]	15
Resume ROM [0xA5]	16
Overdrive Match ROM [0x69]	16
Overdrive Skip ROM [0x3C]	16
Function Commands	16
Convert T [0x44]	18
Write Register [0xCC]	18
Read Register [0x33]	18
Soft Reset [0x82]	18
1-Wire Signaling	19
Initialization Procedure: 1-Wire Bus Reset and Presence Pulses	19
Read/Write Time Slots	20

TABLE OF CONTENTS (CONTINUED)

Master-to-Slave	20
Slave-to-Master	21
Parasite Power	22
64-Bit OTP ROM Code	23
Registers	23
CRC Generation	23
8-Bit CRC for ROM Code	24
16-Bit CRC for 1-Wire Device Function Commands	24
Operation Examples	25
Temperature Conversion Example	25
Register Write and Read Example	26
FIFO Description	27
FIFO_WR_PTR (0x04), Write Pointer	27
FIFO_RD_PTR (0x05), Read Pointer	27
OVF_COUNTER (0x06), Overflow Counter	27
FIFO_DATA_COUNT (0x07), FIFO Data Counter	27
FIFO_DATA (0x08), FIFO Data	27
FIFO_A_FULL (0x09), FIFO Almost Full	28
FIFO_RO (0x0A), FIFO Rollover	29
A_FULL_TYPE (0x0A), Almost Full Type	29
FIFO_STAT_CLR (0x0A), FIFO Status Clear	29
FLUSH_FIFO (0x0A)	29
Register Map	30
User Register Map	30
Register Details	31
Typical Application Circuits	40
MAX30207 Single-Drop	40
MAX30207 Single-Drop With Special Functions	40
MAX30207 Single-Drop With 1-Wire Master	41
MAX30207 Multidrop With 1-Wire Master and up to 32 Physical Locations	41
Ordering Information	42
Revision History	43

LIST OF FIGURES

Figure 1. Simplified Diagram of the 1-Wire Port	14
Figure 2. The Function Command Execution Procedure	17
Figure 3. 1-Wire Initialization Sequence	19
Figure 4. Master Write 0 Timing	20
Figure 5. Master Write 1 Timing	21
Figure 6. Master Read Data Timing	22
Figure 7. Providing a Strong Pullup to Power the MAX30207 During Temperature Conversions	23
Figure 8. MAX30207 ROM Structure	23
Figure 9. 8-Bit CRC State Machine	24
Figure 10. 16-Bit CRC State Machine	25

LIST OF TABLES

Table 1. 16-Bit Temperature Data Format	13
Table 2. GPIO Mode Functions	14
Table 3. Summary of MAX30207 Function Commands	16
Table 4. Temperature Conversion Example	25
Table 5. Register Write and Read Example	26
Table 6. FIFO Register Map	27
Table 7. Temperature FIFO Data Format	28
Table 8. FIFO Data Read Format	28

Absolute Maximum Ratings

DQ to GND	-0.3V to +6V	Operating Temperature Range	0°C to 70°C
C _{EXT} to GND	-0.3V to +6V	Junction Temperature	+150°C
GPIOx to GND	-0.3V to +6V	Storage Temperature Range	-55°C to +125°C
DQ Sink Current	±20mA	Lead Temperature (Soldering, 10s)	+260°C
IEC61000-4-2 ESD Protection (DQ and C _{EXT})	±6kV contact, ±15kV air	Soldering Temperature (Reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

10-PIN THIN LGA

Package Code	L1022-2
Outline Number	21-100265
Land Pattern Number	90-100101
Thermal Resistance, Single-Layer Board:	
Junction to Ambient (θ_{JA})	241.30 C/W
Junction to Case (θ_{JC})	53.90 C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(DQ = 1.8V, T_A = 25°C, min/max are from T_A = 0°C to +70°C, unless otherwise noted ([Note 1](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Temperature Sensor							
Temperature Measurement Error		+30°C to +50°C,	Post Reflow, 3 Sigma	-0.1		0.1	°C
		+30°C to +50°C	Post Reflow, 6 Sigma	-0.2		+0.2	
		+0°C to +70°C	Post Reflow, 6 Sigma	-0.3		+0.3	
Resolution		16-Bit			0.005		°C
Repeatability		V _{DD} = 1.8V, 1sps, 120 Samples			0.008		°C RMS
Response Time		T _A = 0°C to 50°C	Flex PCB Mounted, 63% (Note 2)		0.5		s
			Rigid PCB Mounted, 63% (Note 2)		3.5		
Long-Term Stability		Mounted, T _A = 70°C, 0% RH			0.015		°C/ 1000hrs
DC Power Supply Rejection Ratio	PSRR	T _A = +25°C			0.006		°C/V
Operating Current		During Conversion	DQ = 3.6V		68	100	µA
			DQ = 1.8V		67	100	

Electrical Characteristics (continued)(DQ = 1.8V, T_A = 25°C, min/max are from T_A = 0°C to +70°C, unless otherwise noted ([Note 1](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Standby Current		DQ = 1.8V, T _A = +25°C		0.6	1.0	μA
		DQ = 1.8V, T _A = +70°C (Note 6)		2.2	4	
1-Wire / DQ Pin General Data						
1-Wire Pullup Voltage	V _{PUP}	(Note 3, Note 4)	1.7		3.6	V
1-Wire Pullup Resistance	R _{PUP}	(Note 3, Note 5)	300		1000	Ω
Input Capacitance	C _{DQ}	(Note 6)		100		pF
High-to-Low Switching Threshold	V _{TL}	(Note 7, Note 8, Note 9)		0.65 x V _{PUP}		V
Input Low Voltage	V _{IL}	(Note 3, Note 10)			0.15 x V _{PUP}	V
Low-to-High Switching Threshold	V _{TH}	(Note 7, Note 8, Note 11)		0.75 x V _{PUP}		V
Switching Hysteresis	V _{HY}	(Note 7, Note 8, Note 12)		0.3		V
Output Low Voltage	V _{OL}	At 4mA current load (Note 13)			0.4	V
Recovery Time	t _{REC}	R _{PUP} = 750Ω and single device attached to a 1-wire line (Note 4, Note 14)	5			μs
Time Slot Duration		(Note 3, Note 15)		t _{WOL} + t _{REC}		μs
1-Wire / DQ Pin 1-Wire RESET, PRESENCE DETECT CYCLE						
Reset Low Time (Note 3)	t _{RSTL}	Standard Speed	480		640	μs
		Overdrive Speed	48		80	
Reset High Time (Note 3, 16)	t _{RSTH}	Standard Speed	480			μs
		Overdrive Speed	48			
Presence Detect High Time	t _{PDH}	Standard Speed	15		60	μs
		Overdrive Speed	2		6	
Presence Detect Low Time	t _{PDL}	Standard Speed	60		240	μs
		Overdrive Speed	8		24	
Presence Detect Sample Time (Note 3, 17)	t _{MSP}	Standard Speed	60		75	μs
		Overdrive Speed	6		10	
1-Wire / DQ Pin 1-Wire WRITE						
Write-Zero Low Time (Note 3, 18)	t _{W0L}	Standard Speed	60		120	μs
		Overdrive Speed	6		15.5	
Write-One Low Time (Note 3, 18)	t _{W1L}	Standard Speed	0.25		15	μs
		Overdrive Speed	0.25		2	
1-Wire / DQ Pin 1-Wire READ						
Read Low Time (Note 3, 19)	t _{RL}	Standard Speed	0.25		15 - δ	μs
		Overdrive Speed	0.25		2 - δ	
Read Sample Time (Note 3, 19)	t _{MSR}	Standard Speed	t _{RL} + δ		15	μs
		Overdrive Speed	t _{RL} + δ		2	

Electrical Characteristics (continued)(DQ = 1.8V, T_A = 25°C, min/max are from T_A = 0°C to +70°C, unless otherwise noted ([Note 1](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPIO Pins						
Input Voltage Low	V _{IL_GPIO}				0.4	V
Input Voltage High	V _{IH_GPIO}		1.4			V
Input Hysteresis	V _{HYS_GPIO}			320		mV
Input Leakage Current	I _{IN_GPIO}	V _{IN} = 0V, T _A = +25°C		0.01	1	μA
Input Capacitance	C _{IN_GPIO}			10		pF
Input Low Pulse Width			5			μs
Output Low Voltage	V _{OL_GPIO}	I _{SINK} = 2mA			0.4	V

Note 1: All devices are 100% production tested at T_A = +25°C. Specifications over temperature limits are guaranteed by Maxim Integrated's bench or proprietary Automated Test Equipment (ATE) characterization.

Note 2: Flex Mounted: Part is on single layer flex PCB, 150mm x 3mm.
PCB Mounted: Part is on 4 layer PCB, 33mm x 20mm, 1.6mm thick.

Note 3: System requirement.

Note 4: The pullup voltage specification assumes the pullup device is ideal, and therefore the high level of the pullup is equal to V_{PUP}. The actual supply rail for the strong pullup mode must include margin for the voltage drop across the strong pullup transistor.

Note 5: Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times.

Note 6: The maximum value represents the internal parasite capacitance when V_{PUP} is first applied. Once the parasite capacitance is charged, it does not affect normal communication.

Note 7: Guaranteed by design, characterization, and/or simulation only. Not production tested.

Note 8: V_{TL}, V_{TH}, and V_{HY} are functions of the internal supply voltage, which is a function of V_{PUP}, R_{PUP}, 1-Wire timing, and capacitive loading on DQ. Lower V_{PUP}, higher R_{PUP}, shorter t_{REC}, and heavier capacitive loading all lead to lower values of V_{TL}, V_{TH}, and V_{HY}.

Note 9: Voltage below which, during a falling edge on DQ, a logic 0 is detected.

Note 10: The voltage on DQ must be less than or equal to V_{ILMAX} at all times the master is driving DQ to a logic 0 level.

Note 11: Voltage above which, during a rising edge on DQ, a logic 1 is detected.

Note 12: After V_{TH} is crossed during a rising edge on DQ, the voltage on DQ must drop by at least V_{HY} to be detected as logic 0.

Note 13: The I-V characteristic is linear for voltages less than 1V.

Note 14: Applies to a single device attached to a 1-Wire line.

Note 15: Defines maximum possible bit rate. Equal to 1/(t_{W0L}(MIN) + t_{REC}(MIN)).

Note 16: An additional reset or communication sequence cannot begin until the reset high time has expired.










Note 17: Interval after t_{RSTL}, during which a bus master can read a logic 0 on DQ if there is a MAX30207 present. The power-up presence detect pulse can be outside this interval but is complete within 2ms after power-up.

Note 18: ε, defined in the [1-Wire Signaling](#) section, represents the time required for the pullup circuitry to pull the voltage on DQ up from V_{IL} to V_{TH}. The actual maximum duration for the master to pull the line low is t_{W1L}(MAX) + t_F - ε and t_{W0L}(MAX) + t_F - ε, respectively.

Note 19: δ, defined in the [1-Wire Signaling](#) section, represents the time required for the pullup circuitry to pull the voltage on DQ up from V_{IL} to the input-high threshold of the bus master. The actual maximum duration for the master to pull the line low is t_{RLMAX} + t_F.


Typical Operating Characteristics

(V_{DD} = +1.8V, T_A = 25°C, unless otherwise noted.)



Pin Configuration


MAX30207



Pin Description

PIN	NAME	FUNCTION
Power		
1,2,3	DQ	1-Wire Bus Interface. Open-drain signal that requires an external pullup resistor. Data interface and power to the device.
4,5,6	GND	Ground Reference.
7	C _{EXT}	External Parasitic Power Supply. Connect 0.1µF capacitor between C _{EXT} and GND.
GPIO		
8	GPIO2	General Purpose Input/Output 2. Programmable digital input or output.
9	GPIO1	General Purpose Input/Output 1. Programmable digital input or output. Optional Convert Temperature Input (rising edge activated).
10	GPIO0	General Purpose Input/Output 0. Programmable digital input or output. Optional interrupt output (INTB - open-drain, active low).

Functional Diagram



Detailed Description

The MAX30207 temperature sensor provides 16-bit temperature measurements with 0.005°C resolution and ±0.1°C accuracy over a +30°C to +50°C temperature range and ±0.3°C accuracy over a 0°C to +70°C temperature range. The device communicates over a 1-Wire bus that requires only one data line and ground for communication with a microcontroller. In addition, the device derives power directly from the data line using parasite power, eliminating the need for an external power supply. Requiring so few pins enables the device to be placed in a tiny 2mm x 2mm LGA package. This form factor allows the device to be placed apart from the printed circuit board using just two wires to easily measure a remote object such as the human body, eliminating the challenges when mounting the device on the board. The device operates properly over a -40°C to +85°C temperature range without any damage.

Each device has a unique 64-bit serial code, allowing multiple MAX30207 devices to function on the same 1-Wire bus. Therefore, it is simple to use one microcontroller to control many devices distributed over a large area. The 64-bit ROM stores the device's unique serial code. The memory mapped registers contain a data FIFO storing up to 32 measurement results from the temperature sensor. In addition, it also provides access to the 2-byte high alarm trigger and 2-byte low alarm trigger registers (AH and AL). The AH and AL registers are volatile and don't retain data when the device is powered down.

The 1-Wire bus protocol implements bus communication using one control line. The control line requires a weak pullup resistor as all devices are linked to the bus through a three-state or open-drain port (i.e., the MAX30207's DQ pin). In this bus system, the microcontroller (master device) identifies and addresses devices on the bus using each device's unique 64-bit code. Because each device has a unique code, the number of devices that can be addressed on one bus is limited only by the bus capacitance. The 1-Wire bus protocol, including detailed explanations of the commands and time slots, is covered in the [1-Wire Bus System](#) section. Additionally, the three GPIO pins can be configured as digital inputs, outputs, or special functions. When configured as digital inputs, they can be used as address bits to provide location information to the master device. This is achieved by connecting each of the three GPIO pins to the DQ or GND pins, allowing up to 8 unique locations per part number version (MAX30207, MAX30207A, MAX30207B, and MAX30207C). The device operates without an external power supply. Power is supplied through the 1-Wire pullup resistor to the DQ pin when the bus is high. The high bus signal also charges an external parasitic power capacitor (C_{EXT}), which then supplies power to the device when the bus is low. This method of deriving power from the 1-Wire bus is referred to as 'parasite power'.

Operation

Measuring Temperature

The device's core functionality is its direct-to-digital temperature sensor. The device powers up in a low-power standby state. There are two ways to initiate a temperature measurement. The 1-Wire bus master can issue a Convert T [0x44] command or configure GPIO1 as a rising edge activated start conversion input, which allows temperature conversions to be triggered by an external signal. The 1-Wire bus must remain idle while connecting a strong pullup on the DQ line for the duration of the conversion period.

Following the conversion, the resulting temperature sensor data is stored in the FIFO memory as a 2-byte temperature word and the device returns to the standby state. It is possible to sample up to 40Hz when accounting for startup time, integration time, and 1-Wire communications per sample. Sampling at high rates can lead to self heating that may be noticeable.

The output temperature data is calibrated in degrees Celsius. The temperature data is stored as a left-justified, 16-bit sign-extended two's complement number as described in [Table 7](#) where the MSB determines the sign of the temperature with an MSB of 1 indicating a negative temperature and an MSB of 0 indicating a positive temperature. [Table 1](#) gives examples of digital output data and the corresponding temperature reading for 16-bit resolution conversions.

To calculate the temperature from the measurement result, convert the two's complement formatted data word to its signed decimal count value and use the following equation.

$$T = \text{Decimal Value} \times 0.005$$

For example, if the result is 0x1CE8 then convert to decimal 7400, yielding a temperature of $T = 7400 \times 0.005$ or 37°C.

Table 1. 16-Bit Temperature Data Format

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	DIGITAL OUTPUT (HEXADECIMAL)	DIGITAL OUTPUT (DECIMAL)
+70	0011 0110 1011 0000	36B0	14,000
+50	0010 0111 0001 0000	2710	10,000
+41	0010 0000 0000 1000	2008	8,200
+37	0001 1100 1110 1000	1CE8	7,400
+35.8	0001 1011 1111 1000	1BF8	7,160
+25	0001 0011 1000 1000	1388	5,000
+15	0000 1011 1011 1000	0BB8	3,000
+0.04	0000 0000 0000 1000	0008	8
+0.02	0000 0000 0000 0100	0004	4
+0.01	0000 0000 0000 0010	0002	2
+0.005	0000 0000 0000 0001	0001	1
0	0000 0000 0000 0000	0000	0
-0.005	1111 1111 1111 1111	FFFF	-1
-1.000	1111 1111 0011 1000	FF38	-200

Alarm Signaling

After the device performs a temperature conversion, the temperature value is compared with the user-defined two's complement alarm trigger values stored in the 2-byte Alarm High and 2-byte Alarm Low registers. Alarm High and Alarm Low Registers use the same format as the 2-byte FIFO temperature data word as shown in [Table 7](#). The alarm high threshold, AH, is programmed in registers ALARM_HI_MSB (0x10) and ALARM_HI_LSB (0x11). The alarm low threshold, AL, is programmed in registers ALARM_LO_MSB (0x12) and ALARM_LO_LSB (0x13).

If the measured temperature is lower than AL or higher than AH, an alarm condition exists and corresponding status bit, TEMP_LO or TEMP_HI, is set in the STATUS register (0x00). When the alarm condition is detected and the corresponding interrupt enable bit, TEMP_LO_EN or TEMP_HI_EN, is set in the INTERRUPT ENABLE register (0x01), an alarm flag is set inside the device. If GPIO0_MODE (0x20) is set to 0x03, then a hardware interrupt asserts on the GPIO0 pin. The status bits, alarm flag, and hardware interrupt stay asserted until the STATUS register (0x00) is read through the serial interface. The alarm flag only clears when STATUS is read. If the alarm flag is set and the next result does not trip the flag, then the flag remains set. The default value for AH is 0x7FFF (163.835°C) and default value for AL is 0x8000 (-163.84°C).

The master device can execute an Alarm Search [0xEC] command to read the alarm flag status of all MAX30207 devices on the bus. All devices with a set alarm flag respond to the command, allowing the master to determine which devices have experienced an alarm condition. If the alarm settings change while the device is under an alarm condition, the alarm status must be cleared and another temperature conversion executed to update the alarm condition.

General Purpose Input/Output (GPIO)

The MAX30207 provides access to three GPIO pins, which can be used to provide additional functionality as shown in [Table 2](#). GPIO0 can be configured to output an active low interrupt. The interrupt on GPIO0 is triggered based on selectable status bits in the INTERRUPT_ENABLE[0x01] register. By setting one or more of the available bits in the INTERRUPT_ENABLE register, the flag for an interrupt is raised if the corresponding status register bit is set and GPIO0_MODE[1:0] in the GPIO_SETUP [0x20] register is set to 11. GPIO1 can be configured as an input for a temperature conversion. When GPIO1_MODE[1:0] in the GPIO_SETUP register is set to 11, a rising edge on GPIO1 initiates an external temperature conversion.

Table 2. GPIO Mode Functions

GPIOx_MODE[1:0] (x= 0,1,2)	GPIO0	GPIO1	GPIO2
00	HiZ Input	HiZ Input	HiZ Input
01	Output (Open-Drain)	Output (Open-Drain)	Output (Open-Drain)
10 (Default)	1MΩ Internal Pulldown Input	1MΩ Internal Pulldown Input	1MΩ Internal Pulldown Input
11	INTB	CONV	N/A

1-Wire Bus System

The 1-Wire bus system uses a single bus master to control one or more slave devices. The MAX30207 is always a slave. When there is only one slave on the bus, the system is referred to as a single-drop system; if there is more than one slave on the bus, the system is referred to as a multidrop system. All data and commands are transmitted least significant bit first over the 1-Wire bus.

The 1-Wire bus has, by definition, only a single data line. Each device (master or slave) interfaces to the data line through an open-drain or three-state port. This allows each device to release the data line when the device is not transmitting data so the bus is available for use by another device. The 1-Wire port of the MAX30207 (the DQ pin) is open-drain with an internal circuit equivalent to that shown in [Figure 1](#).




Figure 1. Simplified Diagram of the 1-Wire Port

The 1-Wire bus requires an external pullup resistor. Thus, the idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus must be left in the idle state until the transaction resumes. Infinite recovery time can occur between bits as long as the 1-Wire bus is in the inactive (high) state during the recovery period. If the bus is held low for more than 480µs, all components on the bus are reset. Additionally, to ensure the device has sufficient supply current during temperature conversions, it is necessary to provide a strong pullup (such as a MOSFET) on the 1-Wire bus whenever temperature conversions are performed.

Transaction Sequence

The transaction sequence for accessing the device is as follows:

- Step 1: Initialization
- Step 2: ROM command (followed by any required data exchange).
- Step 3: MAX30207 Function command (followed by any required data exchange).

The bus master must follow this sequence every time a slave device is accessed. Slave devices do not respond if any steps in the sequence are missing or out of order. Exceptions to this rule are the Search ROM [0xF0] and Alarm Search [0xEC] commands. After issuing either of these ROM commands, the master must return to Step 1 in the sequence.

Initialization

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master, followed by presence pulse(s) transmitted by the slave(s). The presence pulse lets the bus master know that slave devices (such as the MAX30207) are on the bus and are ready to operate. Timing for the reset and presence pulses is detailed in the [1-Wire Signaling](#) section.

ROM Commands

After the bus master detects a presence pulse, it can issue a ROM command. These commands operate on the unique 64-bit ROM codes of each slave device and allow the master to single out a specific device when several are present on the 1-Wire bus. These commands also allow the master to determine the number and types of devices present on the bus and the alarm state of any device. There are six ROM commands (plus two Overdrive ROM commands), each of which is 8 bits long. The master device must issue an appropriate ROM command before issuing a MAX30207 Function command. [Figure 2](#) shows a flowchart for operation of the ROM commands.

Search ROM [0xF0]

When a system initially powers up, the master must identify the ROM codes of all slave devices on the bus. This allows the master to determine the number of slaves and their device types. The master identifies the ROM codes through a process of elimination that requires the master to perform a Search ROM cycle (i.e., Search ROM command followed by data exchange) as many times as necessary to identify all the slave devices. If there is only one slave on the bus, the simpler Read ROM command can replace the Search ROM process. For a detailed explanation of the Search ROM procedure, refer to Application Note 937: [Book of iButton Standards](#). After every Search ROM cycle, the bus master must return to Step 1 (initialization) in the transaction sequence.

Read ROM [0x33]

The Read ROM command can only be used when there is one slave on the bus. It allows the bus master to read the slave's 64-bit ROM code without using the Search ROM procedure. If this command is used when there is more than one slave present on the bus, a data collision occurs when all the slaves attempt to respond at the same time.

Match ROM [0x55]

The Match ROM command, followed by a 64-bit ROM code sequence, allows the bus master to address a specific slave device on a multidrop or single-drop bus. Only the slave that exactly matches the 64-bit ROM code sequence responds to the function command issued by the master. All other slaves on the bus wait for a reset pulse.

Skip ROM [0xCC]

The Skip ROM command addresses all devices on the bus simultaneously without sending out any ROM code information. This behavior speeds up the sending of function commands when there is only one slave on the bus and allows a master to send global commands when all slaves are the same device type.

For example, if all devices on the bus are MAX30207s, the master can make all devices perform simultaneous temperature conversions by issuing a Skip ROM command followed by a Convert T [0x44] command.

The Skip ROM command is also useful when there is only one MAX30207 device on the 1-Wire bus since, in this case, there is no need to distinguish between devices by sending the 64-bit ROM code.

Alarm Search [0xEC]

The Alarm Search command operates identically to the Search ROM command except that only slaves with a set alarm flag respond. This command allows the master device to determine if any MAX30207s have a pending alarm condition. The master must read the status of each MAX30207 in the alarm state to clear that device's alarm flag. After every Alarm Search cycle (i.e., Alarm Search command followed by data exchange), the bus master must return to Step 1 (initialization) in the transaction sequence. See the [Alarm Signaling](#) section for an explanation of the alarm flag operation.

Resume ROM [0xA5]

The Resume Rom command is used to maximize the data throughput in a multidrop environment. This command checks the status of an internal RC flag and, if it is set, transfers control to the device function commands, similar to a Skip ROM command. The only way to set the RC flag is through successfully executing the Match ROM, Search ROM, or Overdrive-Match ROM command. Once the RC flag is set, the master can repeatedly access the device through the Resume Rom command. Accessing another device on the bus clears the RC flag, preventing two or more devices from simultaneously responding to the Resume Rom command.

Overdrive Match ROM [0x69]

The Overdrive-Match ROM command functions like the Match ROM command and allows the bus master to address a specific MAX30207 on a multidrop bus. Only the device that matches the 64-bit ROM sequence responds to the subsequent device function command. Unlike the normal Match ROM command, the Overdrive-Match ROM command sets the MAX30207 into the overdrive mode (OD = 1) by transmitting the 64-bit ROM sequence at overdrive speed after transmitting the Overdrive-Match command at standard speed. All communication following this command must occur at overdrive speed until a reset pulse of minimum 480µs duration resets all devices on the bus to standard speed (OD = 0). The Overdrive-Match ROM command can be used with a single device or multiple devices on the bus.

Overdrive Skip ROM [0x3C]

The Overdrive Skip ROM command functions like the Skip ROM command and allows the master to address all devices on the bus simultaneously. On a single-drop bus, this command allows for faster execution by allowing the bus master to access the device functions without providing the 64-bit ROM ID. Unlike the normal Skip ROM command, the Overdrive-Skip ROM command sets all the devices on the bus into the overdrive mode (OD = 1). All communication following this command must occur at overdrive speed until a reset pulse of minimum 480µs duration resets all devices on the bus to standard speed (OD = 0). Slaves already in overdrive mode from a previous overdrive command remain in overdrive mode.

Function Commands

After the bus master uses a ROM command to select a device, the master can issue one of the device function commands. These commands allow the master to write to and read from the device's register memory, initiate temperature conversions, and reset the device. [Table 3](#) summarizes the device function commands, and [Figure 2](#) illustrates the overall one-wire command sequence to implement each function command.

Table 3. Summary of MAX30207 Function Commands

COMMAND NAME	DESCRIPTION	COMMAND CODE	1-WIRE BUS ACTIVITY AFTER COMMAND IS ISSUED
CONVERT T	Initiates a temperature conversion.	0x44	Conversion does not start until both CRC bytes are read by the master.
WRITE REGISTER	Write to registers starting at the address specified in the command sequence.	0xCC	The master transmits number of bytes of data specified in the command sequence.
READ REGISTER	Read registers starting at the address specified in the command sequence.	0x33	The device transmits number of bytes of data specified in the command sequence.
SOFT RESET	Resets all configuration registers.	0x82	Reset does not occur until both CRC bytes are read by the master.




Figure 2. The Function Command Execution Procedure

Convert T [0x44]

The Convert T command initiates a single temperature conversion. Both CRC bytes must be read by the 1-Wire master before the conversion starts. Following the conversion, the resulting temperature sensor data is stored in the FIFO memory and the device returns to its standby state. Within 10µs (max) after the second CRC byte is read, the master must enable a strong pullup on the 1-Wire bus for the duration of the conversion (t_{CONV}), as described in the [Parasite Power](#) section.

A Convert T command sequence executes as follows:

1. **Reset**
2. **Presence Pulse**
3. **ROM Command (Match or Skip ROM sequence)**
4. **Master TX: Convert T Command (0x44)**
5. **Master RX: Inverted CRC-16 (command)**

Write Register [0xCC]

The Write Register command writes data to the registers beginning at the specified address. It supports burst mode at the starting address and auto-increments after each byte.

A Write Register command sequence executes as follows:

1. **Reset**
2. **Presence Pulse**
3. **ROM Command (Match or Skip ROM sequence)**
4. **Master TX: Write Register Command (0xCC)**
5. **Master TX: Starting Register Address**
6. **Master TX: Length Byte (number of bytes to write - 1); 0 to 255**
7. **Master TX: Write Register Data (n-bytes)**
8. **Master RX: Inverted CRC-16 (command + starting address+ length byte + write register data)**

Read Register [0x33]

The Read Register command reads data from the registers beginning at the specified address. It supports burst mode at the starting address and auto-increments after each byte.

A Read Register command sequence executes as follows:

1. **Reset**
2. **Presence Pulse**
3. **ROM Command (Match or Skip ROM sequence)**
4. **Master TX: Read Register Command (0x33)**
5. **Master TX: Starting Register Address**
6. **Master TX: Length Byte (number of bytes to read - 1); 0 to 255**
7. **Master RX: Read Register Data (n-bytes)**
8. **Master RX: Inverted CRC-16 (command + starting address+ length byte + read register data)**

Soft Reset [0x82]

The Soft Reset command resets all configuration registers and the device returns to its standby state.

The Soft Reset command executes as follows:

1. **Reset**
2. **Presence Pulse**
3. **ROM Command (Match or Skip ROM sequence)**
4. **Master TX: Soft Reset Command (0x82)**
5. **Master RX: Inverted CRC-16**

1-Wire Signaling

The MAX30207 uses a strict 1-Wire communication protocol to ensure data integrity. Several signal types are defined by this protocol: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. Except for the presence pulse, the bus master initiates all falling edges. The MAX30207 can communicate at two different speeds: standard speed and overdrive speed. The MAX30207 defaults to standard speed on initial power on or reset. While in overdrive mode, the fast timing applies to all waveforms.

To transition from the idle to active state, the voltage on the 1-Wire line must fall from V_{PUP} to below the threshold V_{TL} . Conversely, the voltage must rise from V_{ILMAX} to above the threshold V_{TH} to transition from the active to idle state. The time required for the voltage to rise is represented by ϵ in Figure 3. The duration of ϵ depends on the pullup resistor (R_{PUP}) and the total capacitance of the 1-Wire bus. The voltage V_{ILMAX} only determines the MAX30207 logic level and does not affect event triggering.

Initialization Procedure: 1-Wire Bus Reset and Presence Pulses

Figure 3 illustrates the initialization sequence required to begin any communication with one or more MAX30207s. A reset pulse followed by a presence pulse indicates that the devices are ready to receive ROM commands. If the bus master uses slew-rate control on the falling edge, it must pull down the line for $t_{RSTL} + t_f$ to compensate for the longer falling edge. A t_{RSTL} duration of 480µs or longer resets the bus and returns all devices to standard speed. If the MAX30207 is in overdrive mode and t_{RSTL} is shorter than 80µs, the device remains in overdrive mode. If the device is in overdrive mode and t_{RSTL} is between 80µs and 480µs, the device resets with an undetermined communication speed.

The bus master enters receive mode after it releases the bus at the end of t_{RSTL} . The 1-Wire bus is then pulled to V_{PUP} through the pullup resistor. When the threshold V_{TH} is crossed, the MAX30207 waits for t_{PDH} and then transmits a presence pulse by pulling the line low for t_{PDL} . To detect a presence pulse, the master must test the logical state of the 1-Wire line at t_{MSP} .




Figure 3. 1-Wire Initialization Sequence

Read/Write Time Slots

Data communication with the MAX30207 takes place in time slots that carry a single bit each. Write time slots transport data from bus master to slave. Read time slots transfer data from slave to master. [Figure 4](#) to [Figure 6](#) show how the write and read time slots are defined.

All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line falls below the threshold V_{TL} , the MAX30207 starts its internal timing generator. This generator determines when the data line is sampled during a write time slot and how long data is considered valid during a read time slot.

Master-to-Slave

For a write 0 time slot, the voltage on the data line must stay below the V_{TH} threshold until the write 0 low time $t_{W0L}(MIN)$ expires. For a write 1 time slot, the voltage on the data line must have crossed the V_{TH} threshold before the write 1 low time $t_{W1L}(MAX)$ expires. For the most reliable communication, the voltage on the data line must not exceed V_{ILMAX} during the entire t_{W0L} or t_{W1L} window. After crossing the V_{TH} threshold, the MAX30207 must wait for the recovery time t_{REC} before it is ready for the next time slot.




Figure 4. Master Write 0 Timing




Figure 5. Master Write 1 Timing

Slave-to-Master

A read-data time slot begins like a write 1 time slot. The voltage on the data line must remain below V_{TL} until the read low time t_{RL} expires. During the t_{RL} window, when responding with a 0, the MAX30207 pulls the data line low. Its internal timing generator determines when this pulldown ends and the voltage rises again. When responding with a 1, the MAX30207 does not hold the data line low, and the voltage rises as soon as t_{RL} elapses.

The sum $t_{RL} + \delta$ (rise time) defines the start of the master sampling window and the internal timing generator of the MAX30207 defines the end ($t_{MSR(MIN)}$ to $t_{MSR(MAX)}$). The master sampling window is the period of time in which the master must perform a read of the data line. For the most reliable communication, t_{RL} should be as short as permissible, and the master should read close to but no later than $t_{MSR(MAX)}$. After reading from the data line, the master must wait until t_{SLOT} expires. This guarantees sufficient recovery time, t_{REC} , for the MAX30207 to prepare for the next time slot. Note that t_{REC} applies only to a single MAX30207 attached to a 1-Wire line. For multidrop network configurations, t_{REC} must be extended to accommodate the additional 1-Wire device input capacitance.




Figure 6. Master Read Data Timing

Parasite Power

The MAX30207's parasite power circuit allows it to operate without a local power supply. Parasite power is useful for space constrained applications or applications that require remote temperature sensing away from the main PCB. [Figure 7](#) shows the device's parasite-power control circuitry, which 'steals' power from the 1-Wire bus through the DQ pin when the bus is high. The parasite power capacitor, C_{EXT} , stores charge while the DQ line is high. This stored charge is used to power the device while the bus is low.

In the parasite-power mode, the 1-Wire bus and C_{EXT} provide the device with sufficient current to execute most operations as long as the specified timing and voltage requirements are met (see the [Electrical Characteristics](#) tables). However, the conversion current can reach 100 μ A (max) while the device performs a Convert T [0x44] command. During conversion, the current can exceed the C_{EXT} supply capability and may cause an unacceptable voltage drop across the weak 1-Wire pullup resistor. To ensure the device has sufficient supply current, provide a strong pullup on the 1-Wire bus when performing temperature conversions. This can be accomplished using an external MOSFET to pull the bus directly to the rail, as shown in [Figure 7](#). Alternatively, the bus master can provide the supply path if it has an internal, weak pullup that can be switched directly to the rail. The 1-Wire bus must switch to the strong pullup within 10 μ s (max) after a Convert T [0x44] and CRC-16 read command sequence completes, and the bus must be held high by the strong pullup during the conversion (t_{CONV}). No other activity can take place on the 1-Wire bus until the temperature measurement is completed.

To minimize current, the MAX30207 enters standby when inactive. In the standby mode, all blocks are shutdown except for a low power input monitor circuit and the volatile register bits. The device only exits the standby mode when the 1-Wire master pulls down the bus.

When the part first turns on, the 1-Wire bus should remain high for at least 5 RC time constants, (High time > 5 x R_{PULLUP} x C_{EXT}), to fully charge C_{EXT} before sending the first 1-wire reset.




Figure 7. Providing a Strong Pullup to Power the MAX30207 During Temperature Conversions

64-Bit OTP ROM Code

Each device contains a unique 64-bit code stored in ROM, the structure of which is shown in [Figure 8](#). The 8 least significant bits of the ROM code contain the device's 1-Wire family code, 0x54. The next 48 bits contain a unique serial number. The 8 most significant bits contain a Cyclic-Redundancy-Check (CRC) byte calculated from the 56 bits of the serial number and family code. A detailed explanation of the CRC bits is provided in the [CRC Generation](#) section. The 64-bit ROM code and associated ROM function control logic allow the device to operate as a 1-Wire device using the protocol detailed in the [1-Wire Bus System](#) section. The 8-byte ROM code is transmitted LSB first.




Figure 8. MAX30207 ROM Structure

Registers

The MAX30207 has memory mapped registers for temperature data (read through FIFO), alarm high and alarm low thresholds, and configuration settings. These registers are written or read using the 1-Wire Function commands, Write Register [0xCC], and Read Register [0x33], respectively. All 1-Wire commands are described in detail in the MAX30207 Function Commands section. See the Register Map section for descriptions of each register.

CRC Generation

The CRCs provide the bus master with a method of data validation when data is read from the device. To verify data is read correctly, the bus master must recalculate the CRC from the received data and then compare this value to the CRC. If the calculated CRC matches the read CRC, the data is received error free. The comparison of CRC values and the decision to continue with an operation are determined entirely by the bus master. There is no circuitry inside the device that prevents a command sequence from proceeding if the device CRC does not match the value generated by the bus master.

MAX30207 has two CRC Generators:

- 8-bit CRC for ROM Code.
- 16-bit CRC for all 1-Wire commands.

8-Bit CRC for ROM Code

The 8-bit ROM Code CRC is calculated from the lower 56 bits read of the ROM code. This 8-bit CRC forms the upper 8 bits of the 64-bit ROM Code.

The equivalent polynomial function of the 8-bit CRC is: $CRC = X^8 + X^5 + X^4 + 1$.

The bus master can recalculate the CRC and compare it to the CRC values from the MAX30207 using the polynomial generator shown in [8-Bit CRC State Machine]. This circuit consists of a shift register and XOR gates, and the shift register bits are initialized to 0. Starting with the least significant bit of byte 0 of the ROM code, one bit at a time should be shifted into the shift register. After shifting in the 56th bit of the ROM code, the polynomial generator contains the recalculated CRC. Next, the 8-bit ROM code CRC from the device must be shifted into the circuit. At this point, if the recalculated CRC is correct, the shift register contains all 0s. Additional information about the Maxim Integrated® 1-Wire CRC is available in Application Note 27: [Understanding and Using Cyclic Redundancy Checks with Maxim iButton® Products](#).




Figure 9. 8-Bit CRC State Machine

16-Bit CRC for 1-Wire Device Function Commands

The Command CRC for the 1-Wire device function commands is calculated from the command sequence that includes the Command, Register Address, Length-1, and data bytes. The inverted 16-bit CRC is read by the 1-wire bus master at the end of each command sequence and is transmitted by the MAX30207 LSB first.

The equivalent polynomial function of the 16-bit CRC is: $CRC = X^{16} + X^{15} + X^2 + 1$.

The bus master can recalculate the CRC and compare it to the CRC values from the MAX30207 using the polynomial generator shown in [Figure 10](#). This circuit consists of a shift register and XOR gates, and the shift register bits are initialized to 0. Starting with the least significant bit of the command sequence, one bit at a time should be shifted into the shift register. After shifting in the last bit, the polynomial generator contains the recalculated CRC. Next, the 16-bit Command CRC from the device must be shifted into the circuit. At this point, if the recalculated CRC is correct, the shift register contains all 0s. Additional information about the Maxim Integrated® 1-Wire CRC is available in Application Note 27: [Understanding and Using Cyclic Redundancy Checks with Maxim iButton® Products](#).




Figure 10. 16-Bit CRC State Machine

Operation Examples

Temperature Conversion Example

In the [Table 4](#) example, it is assumed there are multiple devices on the bus. The bus master initiates a temperature conversion in a specific MAX30207 and then reads its Temperature Data registers and recalculates the CRC to verify the data.

Table 4. Temperature Conversion Example

MASTER MODE	DATA (LSB FIRST)	COMMENTS
Tx	Reset	Master issues reset pulse.
Rx	Presence	Devices respond with presence pulse.
Tx	0x55	Master issues Match ROM command.
Tx	64-bit ROM code	Master sends device ROM code.
Tx	0x44	Master issues Convert T command.
Rx	0xFF 0xCC	Master reads 0xCCFF, the CRC-16 response to the 0x44 Convert T command. Conversion starts at end for second byte read.
	DQ line held high by strong pullup	Master applies strong pullup to DQ during the conversion.
Tx	Reset	Master issues reset pulse.
Rx	Presence	Devices respond with presence pulse.
Tx	0x55	Master issues Match ROM command.
Tx	64-bit ROM code	Master sends device ROM code.
Tx	0x33	Master issues Read Register command.
Tx	0x08	Master sends starting register address for read, FIFO DATA (0x08).
Tx	0x01	Master sends number of bytes to read - 1.

Table 4. Temperature Conversion Example (continued)

Rx	Data(MSB) Data(LSB) CRC(LSB) CRC(MSB)	Master reads two bytes of Temperature data and two CRC bytes. The master then recalculates the CRC-16 for the data sequence (0x33, 0x08, 0x01, Data(0), Data(1)) and compares the calculated CRC-16 with the inverted CRC-16 bytes read. If they are compliments of each other, there is no data error.
----	--	---

Register Write and Read Example

In the [Table 5](#) example, there is only one device on the bus. The master writes to the alarm high and alarm low registers in the device's Register Map and then reads the STATUS(0x00) register and recalculates the CRC to verify the data.

Table 5. Register Write and Read Example

MASTER MODE	DATA (LSB FIRST)	COMMENTS
Tx	Reset	Master issues a reset pulse.
Rx	Presence	Device responds with presence pulse.
Tx	0xCC	Master issues Skip ROM command.
Tx	0xCC	Master issues Write Register command.
Tx	0x10	Master sends starting Register Address for write, ALARM_HIGH_MSB (0x10).
Tx	0x03	Master sends number of byte to write -1.
Tx	Data(0) Data(1) Data(2) Data(3)	Master sends 4 data bytes. Data(0) -> ALARM_HIGH_MSB (0x10) Data(1) -> ALARM_HIGH_LSB (0x11) Data(2) -> ALARM_LOW_MSB (0x12) Data(3) -> ALARM_LOW_LSB (0x13)
Rx	CRC(LSB) CRC(MSB)	Master reads two CRC bytes. The master then recalculates the CRC-16 value of the data sequence (0x33, 0x10, 0x03, Data(0), Data(1), Data(2), Data(3)) and compares the calculated CRC-16 with the inverted CRC-16 bytes read. If they are compliments of each other, there is no data error.
Tx	Reset	Master issues reset pulse.
Rx	Presence	Device responds with presence pulse.
Tx	0xCC	Master issues Skip ROM command.
Tx	0x33	Master issues Read Registers command.
Tx	0x00	Master sends Register Address to read, STATUS (0x00).
Tx	0x00	Master sends number of byte to read -1.
Rx	data(0) CRC(LSB) CRC(MSB)	Master reads the status byte and two CRC bytes. The master then recalculates the CRC-16 value of the data sequence (0x33, 0x00, 0x00, Data(0)) and compares the calculated CRC-16 with the inverted CRC-16 bytes read. If they are compliments of each other, there is no data error.

FIFO Description

The FIFO is 32 samples long and is designed for 16-bit Temperature Data. The Master does a burst read of two bytes starting at register 0x08 to read one 16-bit temperature sample, referred to as a word, from the FIFO. The Master reads 2N bytes from the FIFO to get N samples.

There are seven registers that control how the FIFO is configured and read out. These registers are illustrated below.

Table 6. FIFO Register Map

ADDRESS	REGISTER NAME	B7	B6	B5	B4	B3	B2	B1	B0
0x04	FIFO Write Pointer	-	-	-	FIFO_WR_PTR[4:0]				
0x05	FIFO Read Pointer	-	-	-	FIFO_RD_PTR[4:0]				
0x06	FIFO Overflow Counter	-	-	-	OVF_COUNTER[4:0]				
0x07	FIFO Data Counter	-	-	FIFO_DATA_COUNT[5:0]					
0x08	FIFO Data	FIFO_DATA[7:0]							
0x09	FIFO Configuration 1	-	-	-	FIFO_A_FULL[4:0]				
0x0A	FIFO Configuration 2	-	-	-	FLUSH_FIFO	FIFO_STAT_CLR	A_FULL_TYPE	FIFO_RO	-

FIFO_WR_PTR (0x04), Write Pointer

FIFO_WR_PTR[4:0] points to the FIFO location where the next word is written. This pointer advances for each word pushed on to the FIFO by the internal conversion process. The write pointer is updated from a 5-bit counter and wraps around to count 0x00 from count 0x1F.

FIFO_RD_PTR (0x05), Read Pointer

FIFO_RD_PTR[4:0] points to the location from where the next word of the FIFO is read. This advances each time a word is read from the FIFO. The read pointer can be both read and written to. This allows a word to be reread from the FIFO if it is not already overwritten. The read pointer is updated from a 5-bit counter and wraps around to count 0x00 from count 0x1F. Care must be taken when writing to the FIFO_RD_PTR as changing its value can affect the A_FULL status bit. It can also result in unexpected behavior of the FIFO_OVF_COUNTER, FIFO_DATA_COUNT registers and FIFO rollover function.

OVF_COUNTER (0x06), Overflow Counter

OVF_COUNTER[4:0] logs the number of words lost if new words are written after the FIFO is full. This counter saturates at count value 0x1F. Each time a complete word is popped from the FIFO, the OVF_COUNTER is reset to zero. The counter is useful as a debug tool. It should be read immediately before reading the FIFO to check if an overflow condition occurred.

FIFO_DATA_COUNT (0x07), FIFO Data Counter

FIFO_DATA_COUNT[5:0] is a read-only register that holds the number of words available in the FIFO for the Master to read. This increments when a new word is pushed to the FIFO, and decrements when the Master reads a word from the FIFO.

FIFO_DATA (0x08), FIFO Data

FIFO_DATA[7:0] is a read-only register to retrieve data from the FIFO. Each 2-byte temperature word is read from FIFO_DATA by burst reading 2N-bytes starting at register address 0x08. A 2N-byte burst read reads N temperature words from the FIFO and advances the FIFO_RD_PTR by N, i.e., if 6 bytes (3 temperature words) are read from the FIFO, the FIFO_RD_PTR increments by 3.

[Table 7](#) shows the Temperature Data format in the FIFO.

Table 7. Temperature FIFO Data Format

FIFO DATA FORMAT (FIFO_DATA[15:0])															
Byte 1								Byte 2							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T15	T14	T13	T12	T11	T10	T9	T8	T7	T6	T5	T4	T3	T2	T1	T0

Table 8 shows the order in which the two bytes of the Temperature Data are read through the serial interface.

Table 8. FIFO Data Read Format

SAMPLE NUMBER	BYTE NUMBER	FIFO DATA READ FORMAT							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Sample N	1	T15	T14	T13	T12	T11	T10	T9	T8
	2	T7	T6	T5	T4	T3	T2	T1	T0
Sample N+1	1	T15	T14	T13	T12	T11	T10	T9	T8
	2	T7	T6	T5	T4	T3	T2	T1	T0
Sample N+2	1	T15	T14	T13	T12	T11	T10	T9	T8
	2	T7	T6	T5	T4	T3	T2	T1	T0
...									
Sample N+31	1	T15	T14	T13	T12	T11	T10	T9	T8
	2	T7	T6	T5	T4	T3	T2	T1	T0

When determining the number of words in the FIFO, it is a best practice to read both the FIFO_DATA_COUNT[5:0] and OVR_COUNTER[4:0] before a FIFO data read to insure the FIFO has not overflowed and data is overwritten. The following pseudo-code shows the typical program flow:

```

read the OVF_COUNTER register
read the FIFO_DATA_COUNT register
if OVF_COUNTER == 0 //no overflow occurred
    NUM_AVAILABLE_WORDS = FIFO_DATA_COUNT
else
    NUM_AVAILABLE_WORDS = 32 // overflow occurred and data has been lost

```

FIFO_WR_PTR[4:0] and FIFO_RD_PTR[4:0] are available for debug. They can also be used to calculate the number of available samples but note that there is an ambiguous case when the FIFO contains 0 or 32 words. In both cases, FIFO_WR_PTR and FIFO_RD_PTR both point to the same FIFO address. Look at the FIFO_DATA_COUNT[5:0] to know if there are 0 or 32 words in the FIFO.

FIFO_A_FULL (0x09), FIFO Almost Full

The FIFO_A_FULL[4:0] field in the FIFO Configuration 1 (0x09) register sets the watermark for the FIFO and determines when the A_FULL bit in the STATUS (0x00) register is asserted. The A_FULL bit is set when the FIFO contains 32 minus FIFO_A_FULL[4:0] words. For example, when FIFO_A_FULL is set to 2, the flag is set when the 30th word is written to the FIFO. When the FIFO almost full condition is met, the A_FULL bit is asserted in the STATUS register. If the A_FULL_EN bit in the INTERRUPT_ENABLE (0x01) register is set and GPIO0_MODE = 0x3 in the GPIO_SETUP (0x20) register, then the interrupt is asserted on the GPIO0 pin. This condition prompts the applications processor to read samples from the FIFO before it overflows.

The bus master can read both the FIFO_WR_PTR and FIFO_RD_PTR to calculate the number of words available in the FIFO, or read the OVF_COUNTER and FIFO_DATA_COUNT registers to determine how many words to read from the FIFO_DATA register.

FIFO_RO (0x0A), FIFO Rollover

The FIFO_RO bit in the FIFO Configuration 2 (0x0A) register determines whether a sample is pushed onto the FIFO or discarded when it is full. If FIFO_RO is enabled when FIFO is full, old samples are overwritten. If FIFO_RO is not set, the new sample is discarded and the FIFO is not updated.

A_FULL_TYPE (0x0A), Almost Full Type

The A_FULL_TYPE bit defines the behavior of the A_FULL status bit. If the A_FULL_TYPE bit is set low, the A_FULL status bit is asserted when the A_FULL condition is detected and cleared by a STATUS register read, then reasserts for every sample if the A_FULL condition persists. If the A_FULL_TYPE bit is set high, the A_FULL status bit is asserted only when a new A_FULL condition is detected. The status bit is cleared by a STATUS register read and does not reassert for every sample until a new A_FULL condition is detected.

FIFO_STAT_CLR (0x0A), FIFO Status Clear

The FIFO_STAT_CLR bit defines whether the A_FULL status bit should clear by a FIFO_DATA register read. If FIFO_STAT_CLR is set low, the A_FULL status bit is not cleared by a FIFO_DATA register read but is cleared by STATUS register read. If FIFO_STAT_CLR is set high, the A_FULL status bit is cleared by a FIFO_DATA register read or a STATUS register read.

FLUSH_FIFO (0x0A)

The FLUSH_FIFO bit is used for flushing the FIFO. The FIFO becomes empty and the FIFO_WR_PTR[4:0], FIFO_RD_PTR[4:0], FIFO_DATA_COUNT[5:0], and OVF_COUNTER[4:0] are reset to zero. FLUSH_FIFO is a self-clearing bit.

Register Map

User Register Map

ADDRESS	NAME	MSB							LSB
INTERRUPT AND STATUS									
0x00	STATUS[7:0]	A_FULL	-	-	-	-	TEMP_L O	TEMP_H I	TEMP_R DY
0x01	INTERRUPT ENABLE[7:0]	A_FULL _EN	-	-	-	-	TEMP_L O_EN	TEMP_H I_EN	TEMP_R DY_EN
FIFO									
0x04	FIFO WRITE POINTER[7:0]	-	-	-	FIFO_WR_PTR[4:0]				
0x05	FIFO READ POINTER[7:0]	-	-	-	FIFO_RD_PTR[4:0]				
0x06	FIFO OVERFLOW COUNTER[7:0]	-	-	-	OVF_COUNTER[4:0]				
0x07	FIFO DATA COUNTER[7:0]	-	-	FIFO_DATA_COUNT[5:0]					
0x08	FIFO DATA[7:0]	FIFO_DATA[7:0]							
0x09	FIFO CONFIGURATION 1[7:0]	-	-	-	FIFO_A_FULL[4:0]				
0x0A	FIFO CONFIGURATION 2[7:0]	-	-	-	FLUSH_ FIFO	FIFO_ST AT_CLR	A_FULL _TYPE	FIFO_R O	-
TEMPERATURE									
0x10	ALARM HIGH MSB[7:0]	ALARM_HI_MSB[7:0]							
0x11	ALARM HIGH LSB[7:0]	ALARM_HI_LSB[7:0]							
0x12	ALARM LOW MSB[7:0]	ALARM_LO_MSB[7:0]							
0x13	ALARM LOW LSB[7:0]	ALARM_LO_LSB[7:0]							
GPIO									
0x20	GPIO SETUP[7:0]	-	-	GPIO2_MODE[1:0]		GPIO1_MODE[1:0]		GPIO0_MODE[1:0]	
0x21	GPIO CONTROL[7:0]	-	-	-	-	-	GPIO2_L L	GPIO1_L L	GPIO0_L L
0x22	LOCAL ADDRESS[7:0]	-	-	-	-	ADDR[3:0]			
ROM ID									
0x30	ROM ID 0[7:0]	ROM_ID0[7:0]							
0x31	ROM ID 1[7:0]	ROM_ID1[7:0]							
0x32	ROM ID 2[7:0]	ROM_ID2[7:0]							
0x33	ROM ID 3[7:0]	ROM_ID3[7:0]							
0x34	ROM ID 4[7:0]	ROM_ID4[7:0]							
0x35	ROM ID 5[7:0]	ROM_ID5[7:0]							
0x36	ROM ID 6[7:0]	ROM_ID6[7:0]							
0x37	ROM ID 7[7:0]	ROM_ID7[7:0]							
IDENTIFIERS									
0xFF	PART IDENTIFIER[7:0]	PART_ID[7:0]							

Register Details

[STATUS \(0x0\)](#)

BIT	7	6	5	4	3	2	1	0
Field	A_FULL	–	–	–	–	TEMP_LO	TEMP_HI	TEMP_RDY
Reset	0b0	–	–	–	–	0x0	0x0	0b0
Access Type	Read Only	–	–	–	–	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION
A_FULL	7	This is a read-only bit. This bit is cleared when the Interrupt Status 1 Register is read. It is also cleared when FIFO_DATA register is read, if FIFO_STAT_CLR = 1.
TEMP_LO	2	This bit is asserted when the latest temperature sensor measurement is less than what is programmed in the Temperature Sensor Alarm Low register. When this bit is asserted and if the TEMP_LO_EN bit is set to 1, then it asserts the interrupt on the GPIO0 pin when programmed as an interrupt output. The master needs to read the status register to determine if the interrupt is asserted by the TEMP_LO status. This bit is cleared after the STATUS register is read.
TEMP_HI	1	This bit is asserted when the latest temperature sensor measurement is greater than what is programmed in the Temperature Sensor Alarm High register. When this bit is asserted and if the TEMP_HI_EN bit is set to 1, then it asserts the interrupt on the GPIO0 pin when programmed as an interrupt output. The master needs to read the status register to determine if the interrupt is asserted by the TEMP_HI status. This bit is cleared after the STATUS register is read.
TEMP_RDY	0	This bit is asserted when a temperature sensor measurement has completed and new data is available to be read by the master. When this bit is asserted and if TEMP_RDY_EN bit is set to 1, then it asserts the interrupt on the GPIO0 pin when programmed as an interrupt output. The master needs to read the status register to determine if the interrupt is asserted by the TEMP_RDY status. This bit is cleared after the STATUS register is read or after a FIFO_DATA register read.

[INTERRUPT ENABLE \(0x1\)](#)

BIT	7	6	5	4	3	2	1	0
Field	A_FULL_EN	–	–	–	–	TEMP_LO_EN	TEMP_HI_EN	TEMP_RDY_EN
Reset	0b0	–	–	–	–	0b0	0b0	0b0
Access Type	Write, Read	–	–	–	–	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
A_FULL_EN	7	Set A_FULL_EN to 1 to enable the A_FULL interrupt on GPIO0 when programmed as an interrupt output. Set A_FULL_EN to 0 to disable the A_FULL interrupt.

BITFIELD	BITS	DESCRIPTION
TEMP_LO_EN	2	Set TEMP_LO_EN to 1 to enable the TEMP_LO interrupt on the GPIO0 pin when programmed as an interrupt output. Set TEMP_LO_EN to 0 to disable the TEMP_LO interrupt.
TEMP_HI_EN	1	Set TEMP_HI_EN to 1 to enable the TEMP_HI interrupt on the GPIO0 pin when programmed as an interrupt output. Set TEMP_HI_EN to 0 to disable the TEMP_HI interrupt.
TEMP_RDY_EN	0	Set TEMP_RDY_EN to 1 to enable the TEMP_RDY interrupt on the GPIO_0 pin when programmed as an interrupt output. Set TEMP_RDY_EN to 0 to disable the TEMP_RDY interrupt.

FIFO WRITE POINTER (0x04)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	FIFO_WR_PTR[4:0]				
Reset	–	–	–	0x00				
Access Type	–	–	–	Read Only				
BITFIELD	BITS			DESCRIPTION				
FIFO_WR_PTR	4:0			See FIFO Description section for details.				

FIFO READ POINTER (0x05)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	FIFO_RD_PTR[4:0]				
Reset	–	–	–	0x00				
Access Type	–	–	–	Write, Read, Ext				
BITFIELD	BITS			DESCRIPTION				
FIFO_RD_PTR	4:0			See FIFO Description section for details.				

FIFO OVERFLOW COUNTER (0x06)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	OVF_COUNTER[4:0]				
Reset	–	–	–	0x00				
Access Type	–	–	–	Read Only				
BITFIELD	BITS			DESCRIPTION				
OVF_COUNTER	4:0			See FIFO Description section for details.				

FIFO DATA COUNTER (0x07)

BIT	7	6	5	4	3	2	1	0
Field	–	–	FIFO_DATA_COUNT[5:0]					
Reset	–	–	0x00					
Access Type	–	–	Read Only					
BITFIELD		BITS		DESCRIPTION				
FIFO_DATA_COUNT		5:0		See FIFO Description section for details.				

FIFO DATA (0x08)

BIT	7	6	5	4	3	2	1	0
Field	FIFO_DATA[7:0]							
Reset	0x00							
Access Type	Read Only							
BITFIELD		BITS		DESCRIPTION				
FIFO_DATA		7:0		See FIFO Description section for details.				

FIFO CONFIGURATION 1 (0x09)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	FIFO_A_FULL[4:0]				
Reset	–	–	–	0x0F				
Access Type	–	–	–	Write, Read				
BITFIELD		BITS		DESCRIPTION				
FIFO_A_FULL		4:0		See FIFO Description section for details.				

FIFO CONFIGURATION 2 (0x0A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	FLUSH_FIFO	FIFO_STAT_CLR	A_FULL_TYPE	FIFO_RO	–
Reset	–	–	–	0b0	0b0	0b0	0b0	–
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	–
BITFIELD		BITS		DESCRIPTION				
FLUSH_FIFO		4		See FIFO Description section for details.				
FIFO_STAT_CLR		3		See FIFO Description section for details.				

BITFIELD	BITS	DESCRIPTION
A_FULL_TYPE	2	See FIFO Description section for details.
FIFO_RO	1	See FIFO Description section for details.

ALARM HIGH MSB (0x10)

BIT	7	6	5	4	3	2	1	0
Field	ALARM_HI_MSB[7:0]							
Reset	0x7F							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
ALARM_HI_MSB	7:0	The ALARM_HI_MSB[7:0] bits are the most significant byte of the 16-bit temperature sensor alarm high bits. The ALARM_HI_MSB[7:0] and the ALARM_HI_LSB[7:0] bits form the full 16-bit temperature sensor alarm high threshold. The default for Alarm High Threshold is 0x7FFF, which is the highest temperature setting and also disables the alarm.

ALARM HIGH LSB (0x11)

BIT	7	6	5	4	3	2	1	0
Field	ALARM_HI_LSB[7:0]							
Reset	0xFF							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
ALARM_HI_LSB	7:0	The ALARM_HI_LSB[7:0] bits are the least significant byte of the 16-bit temperature sensor alarm high bits. The ALARM_HI_MSB[7:0] and the ALARM_HI_LSB[7:0] bits form the full 16-bit temperature sensor alarm high threshold. The default for Alarm High Threshold is 0x7FFF, which is the highest temperature setting and also disables the alarm.

ALARM LOW MSB (0x12)

BIT	7	6	5	4	3	2	1	0
Field	ALARM_LO_MSB[7:0]							
Reset	0x80							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
ALARM_LO_MSB	7:0	The ALARM_LO_MSB[7:0] bits are the most significant byte of the 16-bit temperature sensor alarm low bits. The ALARM_LO_MSB[7:0] and the ALARM_LO_LSB[7:0] bits form the full 16-bit temperature sensor Alarm Low Threshold. The default for Alarm Low Threshold is 0x8000, which is the lowest temperature setting and also disables the alarm.

ALARM LOW LSB (0x13)

BIT	7	6	5	4	3	2	1	0
Field	ALARM_LO_LSB[7:0]							
Reset	0x00							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
ALARM_LO_LSB	7:0	The ALARM_LO_LSB[7:0] bits are the least significant byte of the 16-bit temperature sensor alarm high bits. The ALARM_LO_MSB[7:0] and the ALARM_LO_LSB[7:0] bits form the full 16-bit temperature sensor Alarm High Threshold. The default for Alarm Low Threshold is 0x8000, which is the lowest temperature setting and also disables the alarm.

GPIO SETUP (0x20)

BIT	7	6	5	4	3	2	1	0
Field	–	–	GPIO2_MODE[1:0]		GPIO1_MODE[1:0]		GPIO0_MODE[1:0]	
Reset	–	–	0b10		0b10		0b10	
Access Type	–	–	Write, Read		Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION
GPIO2_MODE	5:4	<p>00 = Digital Input (HiZ). GPIO2 logic level read from the GPIO2_LL bit in the GPIO_CONTROL register</p> <p>01 = Digital output (open-drain). Set GPIO2 logic level by writing to the GPIO2_LL bit in the GPIO_CONTROL register</p> <p>10 = Digital input with 1MΩ pull down (default)</p> <p>11 = N/A</p>
GPIO1_MODE	3:2	<p>00 = Digital input (HiZ). GPIO1 logic level read from the GPIO1_LL bit in the GPIO_CONTROL register</p> <p>01 = Digital output (open-drain). Set GPIO1 logic level by writing to the GPIO1_LL bit in the GPIO_CONTROL register</p> <p>10 = Digital input with 1MΩ pull down (default)</p> <p>11 = Convert Temperature Input (active on rising edge)</p> <p>Note: When changing GPIO1_MODE to convert temperature mode, an unexpected single convert temperature trigger occurs if the GPIO1 pin is in the high state when the mode is changed. This causes a temperature measurement to be made and temperature data to be placed into the FIFO.</p>

BITFIELD	BITS	DESCRIPTION
GPIO0_MODE	1:0	00 = Digital input (HiZ). GPIO0 logic level read from the GPIO0_LL bit in the GPIO_CONTROL register 01 = Digital output (open-drain). Set GPIO0 logic level by writing to the GPIO0_LL bit in the GPIO_CONTROL register 10 = Digital input with 1MΩ pull down (default) 11 = INTB (open-drain, active low)

GPIO CONTROL (0x21)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	GPIO2_LL	GPIO1_LL	GPIO0_LL
Reset	–	–	–	–	–	0b0	0b0	0b0
Access Type	–	–	–	–	–	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
GPIO2_LL	2	If GPIO2 is programmed as a digital output, then set the GPIO2_LL bit to 0 to make the GPIO2 pin a logic-low level or set the corresponding GPIO2_LL bit to 1 to make the GPIO2 pin a logic-high level. A read of the GPIO2_LL bit returns the logic level on the corresponding GPIO2 pin when the register is read, regardless of the GPIO2 mode.
GPIO1_LL	1	If GPIO1 is programmed as a digital output, then set the GPIO1_LL bit to 0 to make the GPIO1 pin a logic-low level or set the corresponding GPIO1_LL bit to 1 to make the GPIO1 pin a logic-high level. A read of the GPIO1_LL bit returns the logic level on the corresponding GPIO1 pin when the register is read, regardless of the GPIO1 mode.
GPIO0_LL	0	If GPIO0 is programmed as a digital output, then set the GPIO0_LL bit to 0 to make the GPIO0 pin a logic-low level or set the corresponding GPIO0_LL bit to 1 to make the GPIO0 pin a logic-high level. A read of the GPIO0_LL bit returns the logic level on the corresponding GPIO0 pin when the register is read, regardless of the GPIO0 mode.

LOCAL ADDRESS (0x22)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ADDR[3:0]			
Reset	–	–	–	–				
Access Type	–	–	–	–	Read Only			

BITFIELD	BITS	DESCRIPTION
ADDR	3:0	<p>MAX30207 has a unique address programmed by these four bits. See the following table for the versions and their corresponding internal addresses. These 4 bits can be used in conjunction with the GPIOx_LL bits (x = 0 to 2) to create up to 32 unique location addresses to identify physical locations in a multidrop network.</p> <p>MAX30207 Version and Internal Address :</p> <p>MAX30207CLB = 0x0 MAX30207ACLB = 0x1 MAX30207BCLB = 0x2 MAX30207CCLB = 0x3</p>

ROM ID 0 (0x30)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID0[7:0]							
Reset	0x54							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID0	7:0	1-Wire ROM ID byte 0, Family Code 0x54

ROM ID 1 (0x31)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID1[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID1	7:0	1-Wire ROM ID Byte1, factory set unique value

ROM ID 2 (0x32)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID2[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID2	7:0	1-Wire ROM ID Byte 2, factory set unique value

ROM ID 3 (0x33)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID3[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID3	7:0	1-Wire ROM ID Byte 3, factory set unique value

ROM ID 4 (0x34)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID4[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID4	7:0	1-Wire ROM ID Byte 4, factory set unique value

ROM ID 5 (0x35)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID5[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID5	7:0	1-Wire ROM ID Byte 5, factory set unique value

ROM ID 6 (0x36)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID6[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID6	7:0	1-Wire ROM ID Byte 6, factory set unique value

ROM ID 7 (0x37)

BIT	7	6	5	4	3	2	1	0
Field	ROM_ID7[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
ROM_ID7	7:0	1-Wire ROM ID Byte 7, 8-bit CRC of ROM ID Bytes 0 through 6.


PART IDENTIFIER (0xFF)

BIT	7	6	5	4	3	2	1	0
Field	PART_ID[7:0]							
Reset	0x30							
Access Type	Read Only							


BITFIELD	BITS	DESCRIPTION
PART_ID	7:0	Factory set Part ID 0x30.

Typical Application Circuits

MAX30207 Single-Drop




MAX30207 Single-Drop With Special Functions




Typical Application Circuits (continued)

MAX30207 Single-Drop With 1-Wire Master



MAX30207 Multidrop With 1-Wire Master and up to 32 Physical Locations



Ordering Information

PART NUMBER	LOCAL ADDRESS ADDR[3:0]	TEMP RANGE	PIN-PACKAGE
MAX30207CLB+	0x0	0°C to +70°C	10 Pin Thin LGA
MAX30207CLB+T	0x0	0°C to +70°C	10 Pin Thin LGA
MAX30207ACLB+	0x1	0°C to +70°C	10 Pin Thin LGA
MAX30207ACLB+T	0x1	0°C to +70°C	10 Pin Thin LGA
MAX30207BCLB+	0x2	0°C to +70°C	10 Pin Thin LGA
MAX30207BCLB+T	0x2	0°C to +70°C	10 Pin Thin LGA
MAX30207CCLB+	0x3	0°C to +70°C	10 Pin Thin LGA
MAX30207CCLB+T	0x3	0°C to +70°C	10 Pin Thin LGA

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/21	Initial release	—
1	6/22	Updated <i>Ordering Information</i>	41